

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## STM32F373xx




ARM®Cortex®-M4 32b MCU+FPU, up to 256KB Flash+32KB SRAM, timers, 4 ADCs (16-bit Sig. Delta / 12-bit SAR), 3 DACs, 2 comp., 2.0-3.6 V

Datasheet - production data

#### **Features**

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU (72 MHz max), single-cycle multiplication and HW division, DSP instruction with FPU (floating-point unit) and MPU (memory protection unit)
- 1.25 DMIPS/MHz (Dhrystone 2.1)
- Memories
  - 64 to 256 Kbytes of Flash memory
  - 32 Kbytes of SRAM with HW parity check
- · CRC calculation unit
- Reset and power management
  - Voltage range: 2.0 to 3.6 V
  - Power-on/Power down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low power modes: Sleep, Stop, Standby
  - V<sub>BAT</sub> supply for RTC and backup registers
- · Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x16 PLL option
  - Internal 40 kHz oscillator
- Up to 84 fast I/Os
  - All mappable on external interrupt vectors
  - Up to 45 I/Os with 5 V tolerant capability
- 12-channel DMA controller
- One 12-bit, 1.0 µs ADC (up to 16 channels)
  - Conversion range: 0 to 3.6 V
  - Separate analog supply from 2.4 up to 3.6
- Three 16-bit Sigma Delta ADC
  - Separate analog supply from 2.2 to 3.6 V, up to 21 single/ 11 diff channels
- Three 12-bit DAC channels
- Two fast rail-to-rail analog comparators with programmable input and output
- Up to 24 capacitive sensing channels



#### 17 timers

- Two 32-bit timers and three 16-bit timers with up to 4 IC/OC/PWM or pulse counters
- Two 16-bit timers with up to 2 IC/OC/PWM or pulse counters
- Four 16-bit timers with up to 1 IC/OC/PWM or pulse counter
- Independent and system watchdog timers
- SysTick timer: 24-bit down counter
- Three 16-bit basic timers to drive the DAC
- Calendar RTC with Alarm and periodic wakeup from Stop/Standby
- · Communication interfaces
  - CAN interface (2.0B Active)
  - Two I<sup>2</sup>Cs supporting Fast Mode Plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
  - Three USARTs supporting synchronous mode, modem control, ISO/IEC 7816, LIN, IrDA, auto baud rate, wakeup feature
  - Three SPIs (18 Mbit/s) with 4 to 16 programmable bit frames, muxed I2S
  - HDMI-CEC bus interface
  - USB 2.0 full speed interface
- Serial wire devices, JTAG, Cortex<sup>®</sup>-M4 ETM
- 96-bit unique ID

**Table 1. Device summary** 

Reference	Part numbers
STM32F373xx	STM32F373C8, STM32F373R8, STM32F373V8, STM32F373CB, STM32F373RB, STM32F373VB, STM32F373CC, STM32F373RC, STM32F373VC

Contents STM32F373xx

# **Contents**

1	Intro	duction	9
2	Desc	cription	10
3	Fund	ctional overview	13
	3.1	ARM® Cortex®-M4 core with embedded Flash and SRAM	13
	3.2	Memory protection unit	13
	3.3	Embedded Flash memory	14
	3.4	Cyclic redundancy check (CRC) calculation unit	14
	3.5	Embedded SRAM	14
	3.6	Boot modes	14
	3.7	Power management	15
		3.7.1 Power supply schemes	15
		3.7.2 Power supply supervisor	15
		3.7.3 Voltage regulator	15
		3.7.4 Low-power modes	16
	3.8	Clocks and startup	16
	3.9	General-purpose input/outputs (GPIOs)	16
	3.10	Direct memory access (DMA)	17
	3.11	Interrupts and events	17
		3.11.1 Nested vectored interrupt controller (NVIC)	17
		3.11.2 Extended interrupt/event controller (EXTI)	17
	3.12	12-bit analog-to-digital converter (ADC)	18
		3.12.1 Temperature sensor	
		3.12.2 Internal voltage reference (V <sub>REFINT</sub> )	
		3.12.3 V <sub>BAT</sub> battery voltage monitoring	
	3.13	16-bit sigma delta analog-to-digital converters (SDADC)	
	3.14	Digital-to-analog converter (DAC)	19
	3.15	Fast comparators (COMP)	20
	3.16	Touch sensing controller (TSC)	20
	3.17	Timers and watchdogs	22
		3.17.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19)	23



		3.17.2	Basic timers (TIM6, TIM7, TIM18)	. 23
		3.17.3	Independent watchdog (IWDG)	. 24
		3.17.4	System window watchdog (WWDG)	. 24
		3.17.5	SysTick timer	. 24
	3.18	Real-tin	ne clock (RTC) and backup registers	. 24
	3.19	Inter-int	egrated circuit interface (I <sup>2</sup> C)	. 25
	3.20	Univers	al synchronous/asynchronous receiver transmitter (USART)	. 26
	3.21	Serial p	eripheral interface (SPI)/Inter-integrated sound interfaces (I <sup>2</sup> S)	. 27
	3.22		efinition multimedia interface (HDMI) - consumer nics control (CEC)	. 27
	3.23	Controll	ler area network (CAN)	. 27
	3.24	Univers	al serial bus (USB)	. 28
	3.25	Serial w	vire JTAG debug port (SWJ-DP)	. 28
	3.26	Embedo	ded trace macrocell™	. 28
4	Pinou	ıts and	pin description	. 29
5	Memo	ory map	pping	48
5 6			oping	
		rical cha		. 52
	Elect	rical cha	aracteristics	. <b>52</b>
	Elect	rical cha	aracteristics	. <b>52</b> . 52
	Elect	rical cha Parame 6.1.1	aracteristics eter conditions	. <b>52</b> . 52 . 52
	Elect	rical cha Parame 6.1.1 6.1.2	aracteristics eter conditions  Minimum and maximum values  Typical values	. <b>52</b> . 52 . 52 . 52
	Elect	rical cha Parame 6.1.1 6.1.2 6.1.3	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves	. <b>52</b> . 52 . 52 . 52 . 52
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor	. <b>52</b> . 52 . 52 . 52 . 52 . 52 . 52
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage	. <b>52</b> . 52 . 52 . 52 . 52 . 52 . 52 . 53
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme	. <b>52</b> . 52 . 52 . 52 . 52 . 52 . 52 . 52 . 52
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement	52 52 52 52 52 52 52 52 53 54
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  the maximum ratings	52 52 52 52 52 52 52 53 54 55
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  ete maximum ratings  ng conditions	. <b>52</b> . 52 . 52 . 52 . 52 . 52 . 53 . 54 . 55 . 57
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1	aracteristics  Exter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  the maximum ratings  Ing conditions  General operating conditions	. <b>52</b> . 52 . 52 . 52 . 52 . 53 . 54 . 55 . 57 . 58
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  the maximum ratings  ng conditions  General operating conditions  Operating conditions at power-up / power-down	. <b>52</b> . 52 . 52 . 52 . 52 . 52 . 53 . 54 . 55 . 57 . 58 . 59
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2 6.3.3	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  ete maximum ratings  ng conditions  General operating conditions  Operating conditions at power-up / power-down  Embedded reset and power control block characteristics	. <b>52</b> . 52 . 52 . 52 . 52 . 53 . 54 . 55 . 57 . 58 . 59 . 60
	<b>Elect</b> 6.1	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2 6.3.3 6.3.4	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  e maximum ratings  ng conditions  General operating conditions  Operating conditions at power-up / power-down  Embedded reset and power control block characteristics  Embedded reference voltage	. <b>52</b> . 52 . 52 . 52 . 52 . 53 . 54 . 55 . 57 . 58 . 59 . 60 . 61



9	Revi	sion his	story	131
8	Part	number	ring	130
		7.5.2	Selecting the product temperature range	128
		7.5.1	Reference document	
	7.5		al characteristics	
	7.4		8 package information	
	7.3		64 package information	
	7.2		00 package information	
			A100 package information	
7	<b>Pack</b> 7.1	_	ormation	
_				4
		6.3.25	SDADC characteristics	
		6.3.24	CAN (controller area network) interface	108
		6.3.23	USB characteristics	107
		6.3.22	Timer characteristics	
		6.3.21	V <sub>RAT</sub> monitoring characteristics	
		6.3.20	Temperature sensor characteristics	
		6.3.19	Comparator characteristics	
		6.3.18	DAC electrical specifications	
		6.3.17	12-bit ADC characteristics	
		6.3.16	Communications interfaces	
		6.3.15	NRST characteristics	
		6.3.14	I/O port characteristics	
		6.3.12	I/O current injection characteristics	
		6.3.11	EMC characteristics Electrical sensitivity characteristics	
		6.3.10	Memory characteristics	
		6.3.9 6.3.10	PLL characteristics	
		6.3.8	Internal clock source characteristics	
		6.3.7	External clock source characteristics	
		627	External alack aguras characteristics	72

STM32F373xx List of tables

# List of tables

Table 1.	Device summary	1
Table 2.	Device overview	
Table 3.	Capacitive sensing GPIOs available on STM32F373xx devices	
Table 4.	No. of capacitive sensing channels available on STM32F373xx devices	
Table 5.	Timer feature comparison	
Table 6.	Comparison of I <sup>2</sup> C analog and digital filters	
Table 7.	STM32F373xx I <sup>2</sup> C implementation	
Table 8.	STM32F373xx USART implementation	
Table 9.	STM32F373xx SPI/I2S implementation	
Table 10.	Legend/abbreviations used in the pinout table	
Table 11.	STM32F373xx pin definitions	
Table 12.	Alternate functions for port PA	
Table 13.	Alternate functions for port PB	
Table 14.	Alternate functions for port PC	
Table 15.	Alternate functions for port PD	
Table 16.	Alternate functions for port PE	
Table 17.	Alternate functions for port PF	
Table 18.	STM32F373xx peripheral register boundary addresses	
Table 19.	Voltage characteristics	
Table 20.	Current characteristics	56
Table 21.	Thermal characteristics	56
Table 22.	General operating conditions	57
Table 23.	Operating conditions at power-up / power-down	58
Table 24.	Embedded reset and power control block characteristics	59
Table 25.	Programmable voltage detector characteristics	
Table 26.	Embedded internal reference voltage calibration values	30
Table 27.	Embedded internal reference voltage	30
Table 28.	Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD} = 3.6 \text{ V} \dots $	31
Table 29.	Typical and maximum current consumption from V <sub>DDA</sub> supply	
Table 30.	Typical and maximum V <sub>DD</sub> consumption in Stop and Standby modes	
Table 31.	Typical and maximum V <sub>DDA</sub> consumption in Stop and Standby modes	
Table 32.	Typical and maximum current consumption from V <sub>BAT</sub> supply	
Table 33.	Typical current consumption in Run mode, code with data processing running from Flash®	36
Table 34.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 35.	Switching output I/O current consumption	39
Table 36.	Peripheral current consumption	70
Table 37.	Low-power mode wakeup timings	72
Table 38.	High-speed external user clock characteristics	72
Table 39.	Low-speed external user clock characteristics	73
Table 40.	HSE oscillator characteristics	74
Table 41.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	76
Table 42.	HSI oscillator characteristics	
Table 43.	LSI oscillator characteristics	78
Table 44.	PLL characteristics	
Table 45.	Flash memory characteristics	79
Table 46.	Flash memory endurance and data retention	79
Table 47.	EMS characteristics	
Table 48.	EMI characteristics	31



List of tables STM32F373xx

Table 49.	ESD absolute maximum ratings	81
Table 50.	Electrical sensitivities	82
Table 51.	I/O current injection susceptibility	83
Table 52.	I/O static characteristics	84
Table 53.	Output voltage characteristics	87
Table 54.	I/O AC characteristics	88
Table 55.	NRST pin characteristics	89
Table 56.	I2C characteristics	91
Table 57.	I <sup>2</sup> C analog filter characteristics	92
Table 58.	SPI characteristics	93
Table 59.	I <sup>2</sup> S characteristics	96
Table 60.	ADC characteristics	98
Table 61.	R <sub>SRC</sub> max for f <sub>ADC</sub> = 14 MHz	99
Table 62.	ADC accuracy	
Table 63.	DAC characteristics	101
Table 64.	Comparator characteristics	103
Table 65.	Temperature sensor calibration values	105
Table 66.	TS characteristics	105
Table 67.	V <sub>BAT</sub> monitoring characteristics	105
Table 68.	TIMx characteristics	106
Table 69.	IWDG min/max timeout period at 40 kHz (LSI)	106
Table 70.	WWDG min-max timeout value @72 MHz (PCLK)	106
Table 71.	USB startup time	107
Table 72.	USB DC electrical characteristics	107
Table 73.	USB: Full-speed electrical characteristics	
Table 74.	SDADC characteristics	108
Table 75.	VREFSD+ pin characteristics	114
Table 76.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	
Table 77.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	116
Table 78.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	119
Table 79.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	122
Table 80.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	125
Table 81.	Package thermal characteristics	127
Table 82.	Ordering information scheme	130
Table 83.	Document revision history	131

STM32F373xx List of figures

# List of figures

Figure 1.	Block diagram	12
Figure 2.	STM32F373xx LQFP48 pinout	29
Figure 3.	STM32F373xx LQFP64 pinout	30
Figure 4.	STM32F373xx LQFP100 pinout	31
Figure 5.	STM32F373xx UFBGA100 ballout	32
Figure 6.	STM32F373xx memory map	48
Figure 7.	Pin loading conditions	
Figure 8.	Pin input voltage	
Figure 9.	Power supply scheme	
Figure 10.	Current consumption measurement scheme	54
Figure 11.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON/LSEDRV[1:0]='00')	
Figure 12.	High-speed external clock source AC timing diagram	
Figure 13.	Low-speed external clock source AC timing diagram	
Figure 14.	Typical application with an 8 MHz crystal	
Figure 15.	Typical application with a 32.768 kHz crystal	
Figure 16.	HSI oscillator accuracy characterization results	
Figure 17.	TC and TTa I/O input characteristics - CMOS port	
Figure 18.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port	
Figure 19.	I/O AC characteristics definition	
Figure 20.	Recommended NRST pin protection	
Figure 21.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 22.	SPI timing diagram - slave mode and CPHA = 0	94
Figure 23.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	94
Figure 24.	SPI timing diagram - master mode <sup>(1)</sup>	95
Figure 25.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	97
Figure 26.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	97
Figure 27.	ADC accuracy characteristics	
Figure 28.	Typical connection diagram using the ADC	
Figure 29.	12-bit buffered /non-buffered DAC	
Figure 30.	Maximum V <sub>REFINT</sub> scaler startup time from power down	
Figure 31.	USB timings: definition of data signal rise and fall time	
Figure 32.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch,	
<b>J</b>	ultra fine pitch ball grid array package outline	115
Figure 33.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch,	
<b>J</b>	ultra fine pitch ball grid array package recommended footprint	116
Figure 34.	UFBGA100 marking example (package top view)	
Figure 35.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	
Figure 36.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	120
Figure 37.	LQFP100 marking example (package top view)	
Figure 38.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	
Figure 39.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
ga. e ee.	recommended footprint	
Figure 40.	LQFP64 marking example (package top view)	
Figure 41.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 42.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	126
Figure 43.	LQFP48 marking example (package top view)	
	=	



Figure 44. LQFP64 Pp max vs. Ta	400

STM32F373xx Introduction

### 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F373xx microcontrollers.

This STM32F373xx datasheet should be read in conjunction with the RM0313 reference manual. The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Cortex®-M4 with FPU core, please refer to:

- Cortex<sup>®</sup>-M4 with FPU Technical Reference Manual, available from www.arm.com.
- STM32F3xxx and STM32F4xxx Cortex®-M4 programming manual (PM0214) available from www.st.com.



Description STM32F373xx

## 2 Description

The STM32F373xx family is based on the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an Embedded Trace Macrocell™ (ETM). The family incorporates high-speed embedded memories (up to 256 Kbyte of Flash memory, up to 32 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32F373xx devices offer one fast 12-bit ADC (1 Msps), three 16-bit Sigma delta ADCs, two comparators, two DACs (DAC1 with 2 channels and DAC2 with 1 channel), a low-power RTC, 9 general-purpose 16-bit timers, two general-purpose 32-bit timers, three basic timers.

They also feature standard and advanced communication interfaces: two I2Cs, three SPIs, all with muxed I2Ss, three USARTs, CAN and USB.

The STM32F373xx family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F373xx family offers devices in five packages ranging from 48 pins to 100 pins. The set of included peripherals changes with the device chosen.



STM32F373xx Description

Table 2. Device overview

Peripheral		STM32F 373Cx			STM32F 373Rx			STM32F 373Vx		
Flash (Kbytes)			128	256	64	128	256	64	128	256
SRAM (Kbytes)		16	24	32	16	24	32	16	24	32
Timers	General purpose					9 (16-bi 2 (32 bi	-			
	Basic		3 (16-bit)							
	SPI/I2S					3				
	I <sup>2</sup> C					2				
Comm. interfaces	USART					3				
	CAN					1				
	USB					1				
	Normal I/Os (TC, TTa) 36 52			84						
GPIOs	5 volts Tolerant I/Os (FT, Ftf)		20			28			45	
12-bit ADCs		1								
16-bit ADCs Sigma- Delta		3								
12-bit DACs ou	tputs	3								
Analog compar	ator	2								
Capacitive sensing channels		14		17		24				
Max. CPU frequency			72 MHz							
Main operating	2.0 to 3.6 V									
16-bit SDADC	2.2 to 3.6 V									
Operating temperature		Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature:40 to 125 °C								
Packages		LQFP48 LQFP64 LQFP1 UFBGA1			LQFP10 FBGA10	00, 00 <sup>(1)</sup>				

<sup>1.</sup> UFBGA100 package available on 256-KB versions only.

Description STM32F373xx

Trace Controlle POWER JTAG & SW  $V_{DD18}$ V<sub>DD</sub>=2 to 3.6V VOLT. REG 3.3V TO 1.8V JTRST JTDI JTCK/SWCLK JTMS/SWDAT ldo Interface Flash up to 256 KB CORTEX M4 CPU @V<sub>DDIO</sub> JTDO Dbus SUPPLY SUPERVISION fmax: 72 MHz NRESET VDDA POR / PDR BusMatrix SRAM VSSA  $@V_{DDA}$ up to 32 KB NVIC PVD RC HS 8 MHz @V<sub>DDA</sub> DMA1 RC LS @vnni OSC\_IN OSC\_OUT 7 channels XTAL OSC 4-32 MHz DMA2 5 channels IWDG APBP1CLK
APBP2CLK
HCLK
FCLK RESET& CLOCK Standby Touch Sensing 4 channels max as AF Controller @VSW → USARTCLK → CECCLK OSC32 IN XTAL 32kHz PA[15:0] < GPIO PORT A OSC32\_OUT → ADCCLK Backup reg PB[15:14-10:0] GPIO PORT B ANTI-TAMP ➤ SDADC 1/2/3CLK PC[15:0] < Backup interface GPIO PORT C AHB 2 PD[15:0] < 4 Channels, ETR as AF GPIO PORT D TIM2 CRC 4 Channels, ETR as AF PE[15:0] TIM3 GPIO PORT E PF[7 bits] GPIO PORT F > 4 Channels, ETR as AF TIM4 EXT.IT WKUP XX AF 4 Channels, ETR as AF TIM5 AHB to APB1 2 Channel, ETR as AF APB2 TIM12 ا ک 1 Channel as AF TIM13 2 Channels 1 Comp Channel, < BRK as AF TIM 15 1 Channel as AF TIM14 1 Channel, RX,TX, CTS, RTS, TIM 16 Comp Channel, BRK as AF USART2 SmartCard as AF 1 Channels, 1 Comp Channel, BRK as AF RX,TX, CTS, RTS, TIM 17 USART3 SmartCard as AF WWDG MOSI,MISO, SCK,NSS as AF SPI2/IS2 4 Channels, ETR TIM 19 MOSI.MISO. SPI3/I2S3 SCK,NSS as AF MOSI,MISO, SCK,NSS as AF TIM6 SPI1/I2S1 SCL,SDA,SMBA as AF I2C1 RX,TX, CTS, RTS, TIM7 SCL,SDA,SMBA as AF I2C2 USART1 SmartCard as AF 10 SDADC3 INs 5 SDADC1 INs & 5 shared w/ SDADC2 TIM18 16-bit SDADC2 bxCAN CAN TX/CAN RX VREFSD+ VREFSD-16-bit SDADC USB\_DM/USB\_DP **USB 2.0 FS** SRAM 512B 5 SDADC2 INs. & 5 shared w/ SD1 @VDDSD12 HDMI CEC HDMI CEC as AF 16-bit SDADC3 IF VSSSE 12-bit DAC1\_OUT1 DAC1\_OUT1 as AF @VDDSD3 VDDSD12 12-bit DAC1\_OUT2 DAC1\_OUT2 as AF SYSCFG CTL VDDSD3 @VDDA 12-bit DAC2\_OUT1 DAC2\_OUT1 as AF 1¢<sub>@vdd</sub> Temp senso @VDDA 16 AINs COMP1 12-bit ADC VREF VREF 4 INs, 2 OUTs as AF MS32157V1

Figure 1. Block diagram

1. AF: alternate function on I/O pins.



### 3 Functional overview

### 3.1 ARM® Cortex®-M4 core with embedded Flash and SRAM

The ARM Cortex-M4 processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F373xx family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F373xx family.

## 3.2 Memory protection unit

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

The Cortex-M4 processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to developers, including:

- Outstanding processing performance combined with fast interrupt handling
- Enhanced system debug with extensive breakpoint and trace capabilities
- Efficient processor core, system and memories
- Ultralow power consumption with integrated sleep modes
- Platform security robustness with optional integrated memory protection unit (MPU).

With its embedded ARM core, the STM32F373xx devices are compatible with all ARM development tools and software.

#### **Embedded Flash memory** 3.3

All STM32F373xx devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

#### 3.4 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

#### 3.5 Embedded SRAM

All STM32F373xx devices feature up to 32 Kbytes of embedded SRAM with hardware parity check. The memory can be accessed in read/write at CPU clock speed with 0 wait states.

#### 3.6 **Boot modes**

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART2 (PD5/PD6) or USB (PA11/PA12) through DFU (device firmware upgrade).

DocID022691 Rev 7 14/137

### 3.7 Power management

### 3.7.1 Power supply schemes

•  $V_{DD}$ : external power supply for I/Os and the internal regulator. It is provided externally through  $V_{DD}$  pins, and can be 2.0 to 3.6 V.

- $V_{DDA} = 2.0 \text{ to } 3.6 \text{ V}$ :
  - external analog power supplies for Reset blocks, RCs and PLL
  - supply voltage for 12-bit ADC, DACs and comparators (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the 12-bit ADC and DAC are used).
- V<sub>DDSD12</sub> and V<sub>DDSD3</sub> = 2.2 to 3.6 V: supply voltages for SDADC1/2 and SDADCD3 sigma delta ADCs. Independent from V<sub>DD</sub>/V<sub>DDA</sub>.
- $V_{BAT}$ = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers when  $V_{DD}$  is not present.

#### 3.7.2 Power supply supervisor

- The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when VDD is below a specified threshold, VPOR/PDR, without the need for an external reset circuit. The POR monitors only the VDD supply voltage. During the startup phase it is required that VDDA should arrive first and be greater than or equal to VDD.
- The PDR monitors both the V<sub>DD</sub> and V<sub>DDA</sub> supply voltages, however the V<sub>DDA</sub> power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V<sub>DDA</sub> is higher than or equal to V<sub>DD</sub>.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

### 3.7.4 Low-power modes

The STM32F373xx supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the USARTs, the I2Cs, the CEC, the USB wakeup, the COMPx and the RTC alarm.

#### · Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop

or Standby mode.

### 3.8 Clocks and startup

Note:

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

## 3.9 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

16/137 DocID022691 Rev 7



Do not reconfigure GPIO pins which are not present on 48 and 64 pin packages to the analog mode. Additional current consumption in the range of tens of  $\mu A$  per pin can be observed if  $V_{DDA}$  is higher than  $V_{DDIO}$ .

### 3.10 Direct memory access (DMA)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The two DMAs can be used with the main peripherals: SPIs, I2Cs, USARTs, DACs, ADC, SDADCs, general-purpose timers.

### 3.11 Interrupts and events

### 3.11.1 Nested vectored interrupt controller (NVIC)

The STM32F373xx devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

### 3.11.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 29 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 84 GPIOs can be connected to the 16 external interrupt lines.

### 3.12 12-bit analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter is based on a successive approximation register (SAR) architecture. It has up to 16 external channels (AlN15:0) and 3 internal channels (temperature sensor, voltage reference,  $V_{BAT}$  voltage measurement) performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the timers (TIMx) can be internally connected to the ADC start and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

### 3.12.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{\text{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode. See *Table 65: Temperature sensor calibration values on page 105.* 

### 3.12.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

### 3.12.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a divider by 2. As a consequence, the converted digital value is half the  $V_{BAT}$  voltage.

18/137 DocID022691 Rev 7

### 3.13 16-bit sigma delta analog-to-digital converters (SDADC)

Three 16-bit sigma-delta analog-to-digital converters are embedded in the STM32F373xx. They have up to two separate supply voltages allowing the analog function voltage range to be independent from the STM32F373xx power supply. They share up to 21 input pins which may be configured in any combination of single-ended (up to 21) or differential inputs (up to 11).

The conversion speed is up to 16.6 ksps for each SDADC when converting multiple channels and up to 50 ksps per SDADC if single channel conversion is used. There are two conversion modes: single conversion mode or continuous mode, capable of automatically scanning any number of channels. The data can be automatically stored in a system RAM buffer, reducing the software overhead.

A timer triggering system can be used in order to control the start of conversion of the three SDADCs and/or the 12-bit fast ADC. This timing control is very flexible, capable of triggering simultaneous conversions or inserting a programmable delay between the ADCs.

Up to two external reference pins (VREFSD+, VREFSD-) and an internal 1.2/1.8 V reference can be used in conjunction with a programmable gain (x0.5 to x32) in order to fine-tune the input voltage range of the SDADC. VREFSD - pin is used as negative signal reference in case of single-ended input mode.

### 3.14 Digital-to-analog converter (DAC)

The devices feature two 12-bit buffered DACs with three output channels that can be used to convert three digital signals into three analog voltage signal outputs. The internal structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital Interface supports the following features:

- Two DAC converters with three output channels:
  - DAC1 with two output channels
  - DAC2 with one output channel.
  - 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation (DAC1 only)
- Triangular wave generation (DAC1 only)
- Dual DAC channel independent or simultaneous conversions (DAC1 only)
- DMA capability for each channel
- External triggers for conversion

### 3.15 Fast comparators (COMP)

The STM32F373xx embeds 2 comparators with rail-to-rail inputs and high-speed output. The reference voltage can be internal or external (delivered by an I/O).

The threshold can be one of the following:

- DACs channel outputs
- External I/O
- Internal reference voltage (V<sub>REFINT</sub>) or submultiple (1/4 V<sub>REFINT</sub>, 1/2 V<sub>REFINT</sub> and 3/4 V<sub>REFINT</sub>)

The comparators can be combined into a window comparator.

Both comparators can wake up the device from Stop mode and generate interrupts and breaks for the timers.

### 3.16 Touch sensing controller (TSC)

The devices provide a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect the presence of a finger near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the electrode capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Up to 24 touch sensing electrodes can be controlled by the TSC. The touch sensing I/Os are organized in 8 acquisition groups, with up to 4 I/Os in each group.

Group	Capacitive sensing signal name	Pin name
	TSC_G1_IO1	PA0
1	TSC_G1_IO2	PA1
1	TSC_G1_IO3	PA2
	TSC_G1_IO4	PA3
	TSC_G2_IO1	PA4 <sup>(1)</sup>
2	TSC_G2_IO2	PA5 <sup>(1)</sup>
2	TSC_G2_IO3	PA6 <sup>(1)</sup>
	TSC_G2_IO4	PA7

Group	Capacitive sensing signal name	Pin name
	TSC_G5_IO1	PB3
5	TSC_G5_IO2	PB4
	TSC_G5_IO3	PB6
	TSC_G5_IO4	PB7
	TSC_G6_IO1	PB14
6	TSC_G6_IO2	PB15
	TSC_G6_IO3	PD8
	TSC_G6_IO4	PD9



20/137 DocID022691 Rev 7

Table 3. Capacitive sensing GPIOs available on STM32F373xx devices (continued)

Group	Capacitive sensing signal name	Pin name		Group	Capacitive sensing signal name	Pin name
3	TSC_G3_IO1	PC4			TSC_G7_IO1	PE2
	TSC_G3_IO2	PC5		7	TSC_G7_IO2	PE3
	TSC_G3_IO3	PB0			TSC_G7_IO3	PE4
	TSC_G3_IO4	PB1	,		TSC_G7_IO4	PE5
4	TSC_G4_IO1	PA9			TSC_G8_IO1	PD12
	TSC_G4_IO2	PA10		8	TSC_G8_IO2	PD13
	TSC_G4_IO3	PA13	,	0	TSC_G8_IO3	PD14
	TSC_G4_IO4	PA14			TSC_G8_IO4	PD15

This GPIO offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

Table 4. No. of capacitive sensing channels available on STM32F373xx devices

	Number of capacitive sensing channels						
Analog I/O group	STM32F373Cx	STM32F373Rx	STM32F373Vx				
G1	3	3	3				
G2	2	3	3				
G3	1	3	3				
G4	3	3	3				
G5	3	3	3				
G6	2	2	3				
G7	0	0	3				
G8	0	0	3				
Number of capacitive sensing channels	14	17	24				

# 3.17 Timers and watchdogs

The STM32F373xx includes two 32-bit and nine 16-bit general-purpose timers, three basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 5. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM2 TIM5	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	0
General- purpose	TIM3, TIM4, TIM19	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	0
General- purpose	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	0
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	0
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7, TIM18	16-bit	Up	Any integer between 1 and 65536	Yes	0	0

### 3.17.1 General-purpose timers (TIM2 to TIM5, TIM12 to TIM17, TIM19)

There are eleven synchronizable general-purpose timers embedded in the STM32F373xx (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, 3, 4, 5 and 19

These five timers are full-featured general-purpose timers:

- TIM2 and TIM5 have 32-bit auto-reload up/downcounters and 32-bit prescalers
- TIM3, 4, and 19 have 16-bit auto-reload up/downcounters and 16-bit prescalers

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM12, 13, 14, 15, 16, 17

These six timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM12 has 2 channels
- TIM13 and TIM14 have 1 channel
- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

### 3.17.2 Basic timers (TIM6, TIM7, TIM18)

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

### 3.17.3 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

### 3.17.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB1 clock (PCLK1) derived from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.17.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

### 3.18 Real-time clock (RTC) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either from  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are thirty two 32-bit registers used to store 128 bytes of user application data.

They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28th, 29th (leap year), 30th and 31st day of the month.
- 2 programmable alarms with wake up from Stop and Standby mode capability.
- Periodic wakeup unit with programmable resolution and period.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- 3 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

24/137 DocID022691 Rev 7

 Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

## 3.19 Inter-integrated circuit interface (I<sup>2</sup>C)

Two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 kHz), fast (up to 400 kHz) and fast mode + (up to 1 MHz) modes with 20 mA output drive. They support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

Table 6. Comparison of I<sup>2</sup>C analog and digital filters

-	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I <sup>2</sup> C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements.     Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeout verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the application to wake up the MCU from Stop mode on address match.

The I<sup>2</sup>C interfaces can be served by the DMA controller

Refer to *Table 7* for the differences between I2C1 and I2C2.

Table 7. STM32F373xx I<sup>2</sup>C implementation

I <sup>2</sup> C features <sup>(1)</sup>	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х
Independent clock	Х	Х