

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# **STM32F437xx STM32F439xx**

ARM Cortex-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/256+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera&LCD-TFT

Datasheet - production data

#### **Features**

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator<sup>™</sup>) allowing 0-wait state execution from Flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
  - Up to 2 MB of Flash memory organized into two banks allowing read-while-write
  - Up to 256+4 KB of SRAM including 64-KB of CCM (core coupled memory) data RAM
  - Flexible external memory controller with up to 32-bit data bus: SRAM,PSRAM,SDRAM/LPSDR SDRAM, Compact Flash/NOR/NAND memories
- LCD parallel interface, 8080/6800 modes
- LCD-TFT controller up to XGA resolution with dedicated Chrom-ART Accelerator™ for enhanced graphic content creation (DMA2D)
- · Clock, reset and supply management
  - 1.7 V to 3.6 V application supply and I/Os
  - POR, PDR, PVD and BOR
  - 4-to-26 MHz crystal oscillator
  - Internal 16 MHz factory-trimmed RC (1% accuracy)
  - 32 kHz oscillator for RTC with calibration
  - Internal 32 kHz RC with calibration
- Low power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC, 20×32 bit backup registers + optional 4 KB backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit timers up to 180 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- · Debug mode
  - SWD & JTAG interfaces
  - Cortex-M4 Trace Macrocell™



- Up to 168 I/O ports with interrupt capability
  - Up to 164 fast I/Os up to 90 MHz
  - Up to 166 5 V-tolerant I/Os
- Up to 21 communication interfaces
  - Up to  $3 \times I^2C$  interfaces (SMBus/PMBus)
  - Up to 4 USARTs/4 UARTs (11.25 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
  - Up to 6 SPIs (45 Mbits/s), 2 with muxed full-duplex I<sup>2</sup>S for audio class accuracy via internal audio PLL or external clock
  - 1 x SAI (serial audio interface)
  - 2 × CAN (2.0B Active) and SDIO interface
- Advanced connectivity
  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
  - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
  - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- Cryptographic acceleration: hardware acceleration for AES 128, 192, 256, Triple DES, HASH (MD5, SHA-1, SHA-2), and HMAC
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

## Table 1. Device summary

Reference	Part number
STM32F437xx	STM32F437VG, STM32F437ZG, STM32F437IG, STM32F437VI, STM32F437ZI, STM32F437II, STM32F437AI
STM32F439xx	STM32F439VI, STM32F439VG, STM32F439ZG, STM32F439ZI, STM32F439IG, STM32F439II, STM32F439BG, STM32F439BI, STM32F439NI, STM32F439AI, STM32F439NG



# **Contents**

1	Intro	duction	13
2	Desc	ription	14
	2.1	Full compatibility throughout the family	17
3	Func	tional overview	20
	3.1	$ARM^{\mathbb{B}}$ Cortex $\mathbb{B}$ -M4 with FPU and embedded Flash and SRAM	20
	3.2	Adaptive real-time memory accelerator (ART Accelerator™)	20
	3.3	Memory protection unit	20
	3.4	Embedded Flash memory	21
	3.5	CRC (cyclic redundancy check) calculation unit	21
	3.6	Embedded SRAM	21
	3.7	Multi-AHB bus matrix	21
	3.8	DMA controller (DMA)	22
	3.9	Flexible memory controller (FMC)	23
	3.10	LCD-TFT controller (available only on STM32F439xx)	23
	3.11	Chrom-ART Accelerator™ (DMA2D)	24
	3.12	Nested vectored interrupt controller (NVIC)	24
	3.13	External interrupt/event controller (EXTI)	24
	3.14	Clocks and startup	24
	3.15	Boot modes	25
	3.16	Power supply schemes	25
	3.17	Power supply supervisor	25
		3.17.1 Internal reset ON	. 25
		3.17.2 Internal reset OFF	. 26
	3.18	Voltage regulator	27
		3.18.1 Regulator ON	. 27
		3.18.2 Regulator OFF	
		3.18.3 Regulator ON/OFF and internal reset ON/OFF availability	
	3.19	Real-time clock (RTC), backup SRAM and backup registers	
	3.20	Low-power modes	
	3.21	V <sub>BAT</sub> operation	33

	3.22	Timers	and watchdogs	33
		3.22.1	Advanced-control timers (TIM1, TIM8)	. 35
		3.22.2	General-purpose timers (TIMx)	. 35
		3.22.3	Basic timers TIM6 and TIM7	. 35
		3.22.4	Independent watchdog	
		3.22.5	Window watchdog	
		3.22.6	SysTick timer	
	3.23		egrated circuit interface ( I <sup>2</sup> C)	
	3.24		al synchronous/asynchronous receiver transmitters (USART)	
	3.25	<del>-</del>	eripheral interface (SPI)	
	3.26		egrated sound (I <sup>2</sup> S)	
	3.27		udio interface (SAI1)	
	3.28	Audio P	PLL (PLLI2S)	38
	3.29	Audio a	nd LCD PLL(PLLSAI)	38
	3.30	Secure	digital input/output interface (SDIO)	39
	3.31	Etherne	t MAC interface with dedicated DMA and IEEE 1588 support	39
	3.32	Controll	er area network (bxCAN)	39
	3.33	Univers	al serial bus on-the-go full-speed (OTG_FS)	40
	3.34	Univers	al serial bus on-the-go high-speed (OTG_HS)	40
	3.35	Digital o	camera interface (DCMI)	41
	3.36	Cryptog	raphic acceleration	41
	3.37	Randon	n number generator (RNG)	41
	3.38	Genera	I-purpose input/outputs (GPIOs)	41
	3.39	Analog-	to-digital converters (ADCs)	42
	3.40	Temper	ature sensor	42
	3.41	Digital-t	o-analog converter (DAC)	42
	3.42	Serial w	rire JTAG debug port (SWJ-DP)	43
	3.43	Embedo	ded Trace Macrocell™	43
4	Pinou	ıts and	pin description	44
F	N/			0-
5	wemo	ory map	ping	85
6	Electr	rical cha	aracteristics	90
	6.1	Parame	eter conditions	90



	6.1.1	Minimum and maximum values90
	6.1.2	Typical values90
	6.1.3	Typical curves90
	6.1.4	Loading capacitor
	6.1.5	Pin input voltage90
	6.1.6	Power supply scheme91
	6.1.7	Current consumption measurement92
6.2	Absolut	te maximum ratings
6.3	Operati	ng conditions 94
	6.3.1	General operating conditions
	6.3.2	VCAP1/VCAP2 external capacitor
	6.3.3	Operating conditions at power-up / power-down (regulator ON) 97
	6.3.4	Operating conditions at power-up / power-down (regulator OFF) 97
	6.3.5	Reset and power control block characteristics
	6.3.6	Over-drive switching characteristics
	6.3.7	Supply current characteristics
	6.3.8	Wakeup time from low-power modes
	6.3.9	External clock source characteristics
	6.3.10	Internal clock source characteristics
	6.3.11	PLL characteristics
	6.3.12	PLL spread spectrum clock generation (SSCG) characteristics 127
	6.3.13	Memory characteristics
	6.3.14	EMC characteristics
	6.3.15	Absolute maximum ratings (electrical sensitivity)
	6.3.16	I/O current injection characteristics
	6.3.17	I/O port characteristics
	6.3.18	NRST pin characteristics
	6.3.19	TIM timer characteristics
	6.3.20	Communications interfaces
	6.3.21	12-bit ADC characteristics
	6.3.22	Temperature sensor characteristics
	6.3.23	V <sub>BAT</sub> monitoring characteristics
	6.3.24	Reference voltage
	6.3.25	DAC electrical characteristics
	6.3.26	FMC characteristics
	6.3.27	Camera interface (DCMI) timing specifications
	6.3.28	LCD-TFT controller (LTDC) characteristics



		6.3.29	SD/SDIO MMC card host interface (SDIO) characteristics	197
		6.3.30	RTC characteristics	198
7	Packa	age info	ormation	199
	7.1	LQFP1	00 package information	199
	7.2	WLCSF	P143 package information	203
	7.3	LQFP1	44 package information	206
	7.4	LQFP1	76 package information	210
	7.5	LQFP2	08 package information	214
	7.6	UFBGA	.169 package information	218
	7.7	UFBGA	.176+25 package information	221
	7.8	TFBGA	216 package information	224
	7.9	Therma	ıl characteristics	226
8	Part r	number	ing	227
Appendix	A R	ecomm	endations when using internal reset OFF	228
	A.1	Operati	ng conditions	228
Appendix	в А	pplicati	on block diagrams	229
	B.1	USB O	ΓG full speed (FS) interface solutions	229
	B.2	USB O	TG high speed (HS) interface solutions	231
	B.3	Etherne	et interface solutions	232
9	Revis	ion his	tory	234



# List of tables

Table 1.	Device summary	2
Table 2.	STM32F437xx and STM32F439xx features and peripheral counts	
Table 3.	Voltage regulator configuration mode versus device operating mode	
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	
Table 5.	Voltage regulator modes in stop mode	
Table 6.	Timer feature comparison	
Table 7.	Comparison of I2C analog and digital filters	
Table 8.	USART feature comparison	
Table 9.	Legend/abbreviations used in the pinout table	
Table 10.	STM32F437xx and STM32F439xx pin and ball definitions	
Table 11.	FMC pin definition	
Table 12.	STM32F437xx and STM32F439xx alternate function mapping	
Table 13.	STM32F437xx and STM32F439xx register boundary addresses	
Table 14.	Voltage characteristics	
Table 15.	Current characteristics	
Table 16.	Thermal characteristics	
Table 17.	General operating conditions	
Table 18.	Limitations depending on the operating power supply range	
Table 19.	VCAP1/VCAP2 operating conditions	
Table 20.	Operating conditions at power-up / power-down (regulator ON)	
Table 21.	Operating conditions at power-up / power-down (regulator OFF)	
Table 22.	reset and power control block characteristics	
Table 23.	Over-drive switching characteristics	
Table 24.	Typical and maximum current consumption in Run mode, code with data processing	
. 45.6 2	running from Flash memory (ART accelerator enabled except prefetch) or RAM	. 101
Table 25.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator disabled)	. 102
Table 26.	Typical and maximum current consumption in Sleep mode	
Table 27.	Typical and maximum current consumptions in Stop mode	
Table 28.	Typical and maximum current consumptions in Standby mode	
Table 29.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	
Table 30.	Typical current consumption in Run mode, code with data processing running from	
	Flash memory or RAM, regulator ON (ART accelerator enabled except prefetch),	
	VDD=1.7 V	. 107
Table 31.	Typical current consumption in Run mode, code with data processing running	
	from Flash memory, regulator OFF (ART accelerator enabled except prefetch)	. 108
Table 32.	Typical current consumption in Sleep mode, regulator ON, VDD=1.7 V	
Table 33.	Tyical current consumption in Sleep mode, regulator OFF	
Table 34.	Switching output I/O current consumption	
Table 35.	Peripheral current consumption	
Table 36.	Low-power mode wakeup timings	
Table 37.	High-speed external user clock characteristics.	
Table 38.	Low-speed external user clock characteristics	
Table 39.	HSE 4-26 MHz oscillator characteristics	
Table 40.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 41.	HSI oscillator characteristics	. 122
Table 42.	LSI oscillator characteristics	
Table 43.	Main PLL characteristics.	



Table 44.	PLLI2S (audio PLL) characteristics	125
Table 45.	PLLISAI (audio and LCD-TFT PLL) characteristics	126
Table 46.	SSCG parameters constraint	127
Table 47.	Flash memory characteristics	129
Table 48.	Flash memory programming	129
Table 49.	Flash memory programming with V <sub>PP</sub>	130
Table 50.	Flash memory endurance and data retention	131
Table 51.	EMS characteristics	131
Table 52.	EMI characteristics	132
Table 53.	ESD absolute maximum ratings	133
Table 54.	Electrical sensitivities	133
Table 55.	I/O current injection susceptibility	134
Table 56.	I/O static characteristics	
Table 57.	Output voltage characteristics	138
Table 58.	I/O AC characteristics	139
Table 59.	NRST pin characteristics	141
Table 60.	TIMx characteristics	142
Table 61.	I2C analog filter characteristics	143
Table 62.	SPI dynamic characteristics	143
Table 63.	I <sup>2</sup> S dynamic characteristics	147
Table 64.	SAI characteristics	149
Table 65.	USB OTG full speed startup time	151
Table 66.	USB OTG full speed DC electrical characteristics	151
Table 67.	USB OTG full speed electrical characteristics	152
Table 68.	USB HS DC electrical characteristics	152
Table 69.	USB HS clock timing parameters	
Table 70.	Dynamic characteristics: USB ULPI	154
Table 71.	Dynamics characteristics: Ethernet MAC signals for SMI	
Table 72.	Dynamics characteristics: Ethernet MAC signals for RMII	
Table 73.	Dynamics characteristics: Ethernet MAC signals for MII	
Table 74.	ADC characteristics	
Table 75.	ADC static accuracy at f <sub>ADC</sub> = 18 MHz	
Table 76.	ADC static accuracy at f <sub>ADC</sub> = 30 MHz	
Table 77.	ADC static accuracy at f <sub>ADC</sub> = 36 MHz	
Table 78.	ADC dynamic accuracy at f <sub>ADC</sub> = 18 MHz - limited test conditions	
Table 79.	ADC dynamic accuracy at f <sub>ADC</sub> = 36 MHz - limited test conditions	
Table 80.	Temperature sensor characteristics	
Table 81.	Temperature sensor calibration values	
Table 82.	V <sub>BAT</sub> monitoring characteristics	
Table 83.	internal reference voltage	
Table 84.	Internal reference voltage calibration values	
Table 85.	DAC characteristics	166
Table 86.	Asynchronous non-multiplexed SRAM/PSRAM/NOR -	
	read timings	170
Table 87.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read -	
	NWAIT timings	
Table 88.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	172
Table 89.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write -	
<b>-</b>	NWAIT timings	
Table 90.	Asynchronous multiplexed PSRAM/NOR read timings.	
Table 91.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Tahla 02	Asynchronous multiplexed PSRAM/NOR write timings	175



Table 93.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	176
Table 94.	Synchronous multiplexed NOR/PSRAM read timings	
Table 95.	Synchronous multiplexed PSRAM write timings	
Table 96.	Synchronous non-multiplexed NOR/PSRAM read timings	180
Table 97.	Synchronous non-multiplexed PSRAM write timings	
Table 98.	Switching characteristics for PC Card/CF read and write cycles	
	in attribute/common space	186
Table 99.	Switching characteristics for PC Card/CF read and write cycles in I/O space	
Table 100.	Switching characteristics for NAND Flash read cycles	
Table 101.	Switching characteristics for NAND Flash write cycles	
Table 102.	SDRAM read timings	
Table 103.	LPSDR SDRAM read timings	
Table 104.	SDRAM write timings	
Table 105.	LPSDR SDRAM write timings	
Table 106.	DCMI characteristics.	
Table 107.	LTDC characteristics	
Table 108.	Dynamic characteristics: SD / MMC characteristics	
Table 109.	RTC characteristics	
Table 110.	LQPF100 100-pin, 14 x 14 mm low-profile quad flat package mechanical data	
Table 111.	WLCSP143 - 143-ball, 4.521x 5.547 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	204
Table 112.	WLCSP143 recommended PCB design rules (0.4 mm pitch)	
Table 113.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package	
	mechanical data	207
Table 114.	LQFP176 - 176-pin, 24 x 24 mm low-profile quad flat package	
	mechanical data	210
Table 115.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package	
	mechanical data	215
Table 116.	UFBGA169 - 169-ball 7 x 7 mm 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	218
Table 117.	UFBGA169 recommended PCB design rules (0.5 mm pitch BGA)	219
Table 118.	UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch,	
	ultra fine pitch ball grid array package mechanical data	
Table 119.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	222
Table 120.	TFBGA216 - 216 ball 13 × 13 mm 0.8 mm pitch thin fine pitch ball grid array	
	package mechanical data	
Table 121.	Package thermal characteristics	
Table 122.	Ordering information scheme	
Table 123.	Limitations depending on the operating power supply range	
Table 124.	Document revision history	234



# **List of figures**

Figure 1.	Compatible board design STM32F10xx/STM32F2xx/STM32F4xx	
	for LQFP100 package	17
Figure 2.	for LQFP100 package	
	for LQFP144 package	18
Figure 3.	Compatible board design between STM32F2xx and STM32F4xx	
	for LQFP176 and UFBGA176 packages	
Figure 4.	STM32F437xx and STM32F439xx block diagram	
Figure 5.	STM32F437xx and STM32F439xx Multi-AHB matrix	
Figure 6.	Power supply supervisor interconnection with internal reset OFF	26
Figure 7.	PDR_ON control with internal reset OFF	27
Figure 8.	Regulator OFF	
Figure 9.	Startup in regulator OFF: slow V <sub>DD</sub> slope	
J	- power-down reset risen after V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization	30
Figure 10.	Startup in regulator OFF mode: fast V <sub>DD</sub> slope	
J	- power-down reset risen before V <sub>CAP_1</sub> /V <sub>CAP_2</sub> stabilization	30
Figure 11.	STM32F43x LQFP100 pinout	44
Figure 12.	STM32F43x WLCSP143 ballout	
Figure 13.	STM32F43x LQFP144 pinout	
Figure 14.	STM32F43x LQFP176 pinout	
Figure 15.	STM32F43x LQFP208 pinout	
Figure 16.	STM32F43x UFBGA169 ballout	
Figure 17.	STM32F43x UFBGA176 ballout	
Figure 18.	STM32F43x TFBGA216 ballout	
Figure 19.	Memory map	
Figure 20.	Pin loading conditions	
-	Pin input voltage	
Figure 21.	Power supply scheme	
Figure 22.		
Figure 23.	Current consumption measurement scheme	
Figure 24.	External capacitor C <sub>EXT</sub>	
Figure 25.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON/backup RAM OFF)	
Figure 26.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON/backup RAM ON)	
Figure 27.	High-speed external clock source AC timing diagram	
Figure 28.	Low-speed external clock source AC timing diagram	
Figure 29.	Typical application with an 8 MHz crystal	
Figure 30.	Typical application with a 32.768 kHz crystal	
Figure 31.	ACCHSI accuracy versus temperature	
Figure 32.	ACC <sub>LSI</sub> versus temperature	
Figure 33.	PLL output clock waveforms in center spread mode	
Figure 34.	PLL output clock waveforms in down spread mode	
Figure 35.	FT I/O input characteristics	
Figure 36.	I/O AC characteristics definition	
Figure 37.	Recommended NRST pin protection	
Figure 38.	SPI timing diagram - slave mode and CPHA = 0	
Figure 39.	SPI timing diagram - slave mode and CPHA = 1	145
Figure 40.	SPI timing diagram - master mode	146
Figure 41.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	148
Figure 42.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	148
Figure 43	SAL master timing waveforms	150



Figure 44.	SAI slave timing waveforms	
Figure 45.	USB OTG full speed timings: definition of data signal rise and fall time	
Figure 46.	ULPI timing diagram	
Figure 47.	Ethernet SMI timing diagram	
Figure 48.	Ethernet RMII timing diagram	
Figure 49.	Ethernet MII timing diagram	
Figure 50.	ADC accuracy characteristics	
Figure 51.	Typical connection diagram using the ADC	
Figure 52.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )	
Figure 53.	Power supply and reference decoupling ( $V_{REF+}$ connected to $V_{DDA}$ )	
Figure 54.	12-bit buffered /non-buffered DAC	
Figure 55.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 56.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 57.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 58.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 59.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 60.	Synchronous multiplexed PSRAM write timings	
Figure 61.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 62.	Synchronous non-multiplexed PSRAM write timings	
Figure 63.	PC Card/CompactFlash controller waveforms for common memory read access	
Figure 64.	PC Card/CompactFlash controller waveforms for common memory write access	183
Figure 65.	PC Card/CompactFlash controller waveforms for attribute memory	
	read access	184
Figure 66.	PC Card/CompactFlash controller waveforms for attribute memory	
	write access	
Figure 67.	PC Card/CompactFlash controller waveforms for I/O space read access	
Figure 68.	PC Card/CompactFlash controller waveforms for I/O space write access	
Figure 69.	NAND controller waveforms for read access	
Figure 70.	NAND controller waveforms for write access	
Figure 71.	NAND controller waveforms for common memory read access	
Figure 72.	NAND controller waveforms for common memory write access	
Figure 73.	SDRAM read access waveforms (CL = 1)	
Figure 74.	SDRAM write access waveforms	
Figure 75.	DCMI timing diagram	
Figure 76.	LCD-TFT horizontal timing diagram	
Figure 77.	LCD-TFT vertical timing diagram	
Figure 78.	SDIO high-speed mode	
Figure 79.	SD default mode	
Figure 80.	LQFP100 -100-pin, 14 x 14 mm low-profile quad flat package outline	199
Figure 81.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	
Figure 82.	LQFP100 marking example (package top view)	202
Figure 83.	WLCSP143 - 143-ball, 4.521x 5.547 mm, 0.4 mm pitch wafer level chip scale	
	package outline	203
Figure 84.	WLCSP143 - 143-ball, 4.521x 5.547 mm, 0.4 mm pitch wafer level chip scale	
	recommended footprint	
Figure 85.	WLCSP143 marking example (package top view)	
Figure 86.	LQFP144-144-pin, 20 x 20 mm low-profile quad flat package outline	206
Figure 87.	LQPF144- 144-pin,20 x 20 mm low-profile quad flat package	222
E! 22	recommended footprint	
Figure 88.	LQFP144 marking example (package top view)	
Figure 89.	LQFP176 - 176-pin, 24 x 24 mm low-profile quad flat package outline	210



Figure 90.	LQFP176 - 176-pin, 24 x 24 mm low profile quad flat recommended footprint	212
Figure 91.	LQFP176 marking (package top view)	213
Figure 92.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package outline	214
Figure 93.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package	
J	recommended footprint	216
Figure 94.	LQFP208 marking example (package top view)	
Figure 95.	UFBGA169 - 169-ball 7 x 7 mm 0.50 mm pitch, ultra fine pitch ball grid array	
J	package outline	218
Figure 96.	UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch	
_	ball grid array recommended footprint	219
Figure 97.	UFBGA169 marking example (package top view)	220
Figure 98.	UFBGA176+25 - ball 10 x 10 mm, 0.65 mm pitch ultra thin fine pitch	
_	ball grid array package outline	221
Figure 99.	UFBGA176+25-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch	
	ball grid array package recommended footprint	222
Figure 100.	UFBGA176+25 marking example (package top view)	
Figure 101.	TFBGA216 - 216 ball 13 × 13 mm 0.8 mm pitch thin fine pitch	
	ball grid array package outline	224
Figure 102.	TFBGA176 marking example (package top view)	225
Figure 103.	USB controller configured as peripheral-only and used	
	in Full speed mode	229
Figure 104.	USB controller configured as host-only and used in full speed mode	229
Figure 105.	USB controller configured in dual mode and used in full speed mode	230
Figure 106.	USB controller configured as peripheral, host, or dual-mode	
	and used in high speed mode	231
Figure 107.	MII mode using a 25 MHz crystal	232
Figure 108.	RMII with a 50 MHz oscillator	232
Figure 109.	RMII with a 25 MHz crystal and PHY with PLL	233



## 1 Introduction

This datasheet provides the description of the STM32F437xx and STM32F439xx line of microcontrollers. For more details on the whole STMicroelectronics STM32 family, please refer to Section 2.1: Full compatibility throughout the family.

The STM32F437xx and STM32F439xx datasheet should be read in conjunction with the STM32F4xx reference manual.

For information on the Cortex<sup>®</sup>-M4 core, please refer to the Cortex<sup>®</sup>-M4 programming manual (PM0214), available from *www.st.com*.



## 2 Description

The STM32F437xx and STM32F439xx devices are based on the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 180 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM<sup>®</sup> single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F437xx and STM32F439xx devices incorporate high-speed embedded memories (Flash memory up to 2 Mbyte, up to 256 kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG) and a cryptographic acceleration cell. They also feature standard and advanced communication interfaces.

- Up to three I<sup>2</sup>Cs
- Six SPIs, two I<sup>2</sup>Ss full duplex. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI),
- Two CANs
- One SAI serial audio interface
- An SDIO/MMC interface
- · Ethernet and camera interface
- LCD-TFT display controller
- Chrom-ART Accelerator™.

Advanced peripherals include an SDIO, a flexible memory control (FMC) interface, a camera interface for CMOS sensors and a cryptographic acceleration cell. Refer to *Table 2:* STM32F437xx and STM32F439xx features and peripheral counts for the list of peripherals available on each part number.

The STM32F437xx and STM32F439xx devices operates in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to Section 3.17.2: Internal reset OFF). A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F437xx and STM32F439xx devices offer devices in 8 packages ranging from 100 pins to 216 pins. The set of included peripherals changes with the device chosen.

577

These features make the STM32F437xx and STM32F439xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

Figure 4 shows the general block diagram of the device family.

Table 2. STM32F437xx and STM32F439xx features and peripheral counts

								AA and Silvid	<u></u>		ша р	op	, u. u.						
Peripherals		STM32F437 STM32F439 Vx		STM32F437Zx		STM32F437AI	STM32F439AI	STM32F439Zx		STM32F437Ix		STM32F439lx		STM32F439Bx		STM32F439Nx			
Flash memory in Kbytes		1024	2048	1024	2048	1024	2048	2048	2048	1024	2048	1024	2048	1024	2048	1024	2048	1024	2048
SRAM in	System		256(112+16+64+64)																
Kbytes	Backup		4																
FMC memory controller					Υ	'es <sup>(1)</sup>													
Ethernet										Yes									
	General- purpose									10									
Timers	Advance d-control		2																
	Basic	2																	
Random number generator									Yes										





Table 2. STM32F437xx and STM32F439xx features and peripheral counts (continued)

Peripherals		STM32F437 Vx	STM32F439 Vx	STM32F437Zx	STM32F437AI	STM32F439AI	STM32F439Zx	STM32F437Ix	STM32F439lx	STM32F439Bx	STM32F439Nx
	SPI / I <sup>2</sup> S	4/2 (full duplex) <sup>(2)</sup>		6/2 (full duplex) <sup>(2)</sup>							
Communication interfaces	I <sup>2</sup> C			3							
	USART/ UART						4/4				
	USB OTG FS						Yes				
	USB OTG HS						Yes				
	CAN	2									
	SAI	1									
	SDIO	Yes									
Camera interface		Yes									
LCD-TFT		No	Yes	١	No	Yes	Yes	No		Yes	
Chrom-ART Accelerator™ (DMA2D)		Yes									
Cryptography		Yes									
GPIOs		8	32	114				140		168	168
12-bit ADC Number of channels		3									
		16 24									
12-bit DAC Number of channels		Yes 2									
Maximum CPU frequency		180 MHz									
Operating voltage		1.7 to 3.6 V <sup>(3)</sup>									
Operating temperatures		Ambient temperatures: -40 to +85 °C /-40 to +105 °C									
		Junction temperature: -40 to + 125 °C									
Package		LQF	P100	WLCSP143 LQFP144	UFBO	GA169	WLCSP143 LQFP144		GA176 P176	LQFP208	TFBGA216

<sup>1.</sup> For the LQFP100 package, only FMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.

<sup>2.</sup> The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.

<sup>3.</sup> V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.17.2: Internal reset OFF).

## 2.1 Full compatibility throughout the family

The STM32F437xx and STM32F439xx devices are part of the STM32F4 family. They are fully pin-to-pin, software and feature compatible with the STM32F2xx devices, allowing the user to try different memory densities, peripherals, and performances (FPU, higher frequency) for a greater degree of freedom during the development cycle.

The STM32F437xx and STM32F439xx devices maintain a close compatibility with the whole STM32F10xx family. All functional pins are pin-to-pin compatible. The STM32F437xx and STM32F439xx, however, are not drop-in replacements for the STM32F10xx devices: the two families do not have the same power scheme, and so their power pins are different. Nonetheless, transition from the STM32F10xx to the STM32F43x family remains simple as only a few pins are impacted.

*Figure 1*, *Figure 2*, and *Figure 3*, give compatible board designs between the STM32F4xx, STM32F2xx, and STM32F10xx families.




Figure 1. Compatible board design STM32F10xx/STM32F2xx/STM32F4xx for LQFP100 package







Figure 2. Compatible board design between STM32F10xx/STM32F2xx/STM32F4xx for LQFP144 package

Figure 3. Compatible board design between STM32F2xx and STM32F4xx for LQFP176 and UFBGA176 packages






Figure 4. STM32F437xx and STM32F439xx block diagram

The timers connected to APB2 are clocked from TIMxCLK up to 180 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 90 MHz or 180 MHz depending on TIMPRE bit configuration in the RCC\_DCKCFGR register.

<sup>2.</sup> The LCD-TFT is available only on STM32F439xx devices.

## 3 Functional overview

# 3.1 ARM® Cortex®-M4 with FPU and embedded Flash and SRAM

The ARM® Cortex®-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 with FPU core is a 32-bit RISC processor that features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F43x family is compatible with all ARM tools and software.

Figure 4 shows the general block diagram of the STM32F43x family.

Note: Cortex-M4 with FPU core is binary compatible with the Cortex-M3 core.

## 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex®-M4 with FPU processors. It balances the inherent performance advantage of the ARM® Cortex®-M4 with FPU over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 225 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 128-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 180 MHz.

## 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



## 3.4 Embedded Flash memory

The devices embed a Flash memory of up to 2 Mbytes available for storing programs and data.

## 3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 3.6 Embedded SRAM

All devices embed:

- Up to 256Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM
  - RAM memory is accessed (read/write) at CPU clock speed with 0 wait states.
- 4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

#### 3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.






Figure 5. STM32F437xx and STM32F439xx Multi-AHB matrix

## 3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Cryptographic acceleration
- Camera interface (DCMI)
- ADC
- SAI1.

## 3.9 Flexible memory controller (FMC)

All devices embed an FMC. It has four Chip Select outputs supporting the following modes: PCCard/Compact Flash, SDRAM/LPSDR SDRAM, SRAM, PSRAM, NOR Flash and NAND Flash.

Functionality overview:

- 8-,16-, 32-bit data bus width
- Read FIFO for SDRAM controller
- Write FIFO
- Maximum FMC\_CLK/FMC\_SDCLK frequency for synchronous accesses is 90 MHz.

#### LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

## 3.10 LCD-TFT controller (available only on STM32F439xx)

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 displays layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 Input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events.



## 3.11 Chrom-ART Accelerator™ (DMA2D)

The Chrom-Art Accelerator™ (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion.

Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

## 3.12 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 91 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

## 3.13 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 168 GPIOs can be connected to the 16 external interrupt lines.

## 3.14 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy over the full temperature range. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is



detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 180 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 180 MHz while the maximum frequency of the high-speed APB domains is 90 MHz. The maximum allowed frequency of the low-speed APB domain is 45 MHz.

The devices embed a dedicated PLL (PLLI2S) and PLLSAI which allows to achieve audio class performance. In this case, the I<sup>2</sup>S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

#### 3.15 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- · Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory through a serial interface. Refer to application note AN2606 for details.

## 3.16 Power supply schemes

- V<sub>DD</sub> = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Note:

 $V_{DD}/V_{DDA}$  minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.17.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode versus device operating mode to identify the packages supporting this option.

## 3.17 Power supply supervisor

#### 3.17.1 Internal reset ON

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On the other package, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is

