



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Arm[®] Cortex[®]-M7 32b MCU+FPU, 462DMIPS, 64KB Flash /256+16+4KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com IF

Datasheet - production data

Features

- Core: Arm[®] 32-bit Cortex[®]-M7 CPU with FPU, adaptive real-time accelerator (ART Accelerator[™]) and L1-cache: 8 Kbytes of data cache and 8 Kbytes of instruction cache, allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1) and DSP instructions.
 - Memories
 - 64 Kbytes of Flash memory with protection mechanisms (read and write protections, proprietary code readout protection (PCROP))
 - 528 bytes of OTP memory
 - SRAM: 256 Kbytes (including 64 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup SRAM (available in the lowest power modes)
 - Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
 - Dual mode Quad-SPI
 - Clock, reset and supply management
 - 1.7 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - Dedicated USB power
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
 - Low-power
 - Sleep, Stop and Standby modes
- 

LQFP64 (10 × 10 mm) UFBGA176 (10 × 10 mm)
 LQFP100 (14 × 14 mm)
 LQFP144 (20 × 20 mm)
- V_{BAT} supply for RTC, 32×32 bit backup registers + 4 Kbytes of backup SRAM
 - 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
 - 2×12-bit D/A converters
 - Up to 18 timers: up to thirteen 16-bit (1x low-power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to 4 IC/OC/PWMs or pulse counter and quadrature (incremental) encoder inputs. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
 - General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
 - Debug mode
 - SWD & JTAG interfaces
 - Cortex[®]-M7 Trace Macrocell[™]
 - Up to 138 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 108 MHz
 - Up to 138 5 V-tolerant I/Os
 - Up to 21 communication interfaces
 - Up to 3× I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/4 UARTs (27 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
 - Up to 5 SPIs (up to 54 Mbit/s), 3 with muxed simplex I²Ss for audio class accuracy via internal audio PLL or external clock
 - 2 x SAIs (serial audio interface)

- 1 x CAN (2.0B active)
- 2 x SDMMCs
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and on-chip Hi-speed PHY or ULPI depending on the part number
- AES: 128/256-bit key encryption hardware accelerator
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F730x8	STM32F730R8, STM32F730V8, STM32F730Z8, STM32F730I8

Contents

1	Introduction	12
2	Description	13
2.1	Full compatibility throughout the family	17
2.2	STM32F730x8 LQFP144 packages:	19
3	Functional overview	21
3.1	Arm® Cortex®-M7 with FPU	21
3.2	Memory protection unit	21
3.3	Embedded Flash memory	22
3.4	CRC (cyclic redundancy check) calculation unit	22
3.5	Embedded SRAM	22
3.6	AXI-AHB bus matrix	23
3.7	DMA controller (DMA)	24
3.8	Flexible memory controller (FMC)	25
3.9	Quad-SPI memory interface (QUADSPI)	25
3.10	Nested vectored interrupt controller (NVIC)	26
3.11	External interrupt/event controller (EXTI)	26
3.12	Clocks and startup	26
3.13	Boot modes	27
3.14	Power supply schemes	27
3.15	Power supply supervisor	29
3.15.1	Internal reset ON	29
3.15.2	Internal reset OFF	29
3.16	Voltage regulator	31
3.16.1	Regulator ON	31
3.16.2	Regulator OFF	32
3.16.3	Regulator ON/OFF and internal reset ON/OFF availability	35
3.17	Real-time clock (RTC), backup SRAM and backup registers	35
3.18	Low-power modes	36
3.19	V _{BAT} operation	37
3.20	Timers and watchdogs	37

3.20.1	Advanced-control timers (TIM1, TIM8)	39
3.20.2	General-purpose timers (TIMx)	39
3.20.3	Basic timers TIM6 and TIM7	39
3.20.4	Low-power timer (LPTIM1)	40
3.20.5	Independent watchdog	40
3.20.6	Window watchdog	40
3.20.7	SysTick timer	40
3.21	Inter-integrated circuit interface (I ² C)	41
3.22	Universal synchronous/asynchronous receiver transmitters (USART) ..	42
3.23	Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) .	43
3.24	Serial audio interface (SAI)	43
3.25	Audio PLL (PLLI2S)	44
3.26	Audio PLL (PLLSAI)	44
3.27	SD/SDIO/MMC card host interface (SDMMC)	44
3.28	Controller area network (bxCAN)	44
3.29	Universal serial bus on-the-go full-speed (OTG_FS)	45
3.30	Universal serial bus on-the-go high-speed (OTG_HS)	45
3.31	Random number generator (RNG)	46
3.32	Advanced encryption standard hardware accelerator (AES)	46
3.33	General-purpose input/outputs (GPIOs)	47
3.34	Analog-to-digital converters (ADCs)	47
3.35	Temperature sensor	48
3.36	Digital-to-analog converter (DAC)	48
3.37	Serial wire JTAG debug port (SWJ-DP)	48
3.38	Embedded Trace Macrocell™	49
4	Pinouts and pin description	50
5	Memory mapping	84
6	Electrical characteristics	85
6.1	Parameter conditions	85
6.1.1	Minimum and maximum values	85
6.1.2	Typical values	85
6.1.3	Typical curves	85

6.1.4	Loading capacitor	85
6.1.5	Pin input voltage	85
6.1.6	Power supply scheme	86
6.1.7	Current consumption measurement	88
6.2	Absolute maximum ratings	88
6.3	Operating conditions	90
6.3.1	General operating conditions	90
6.3.2	VCAP1/VCAP2 external capacitor	92
6.3.3	Operating conditions at power-up / power-down (regulator ON)	93
6.3.4	Operating conditions at power-up / power-down (regulator OFF)	93
6.3.5	Reset and power control block characteristics	93
6.3.6	Over-drive switching characteristics	95
6.3.7	Supply current characteristics	95
6.3.8	Wakeup time from low-power modes	113
6.3.9	External clock source characteristics	114
6.3.10	Internal clock source characteristics	119
6.3.11	PLL characteristics	120
6.3.12	PLL spread spectrum clock generation (SSCG) characteristics	123
6.3.13	USB OTG HS PHY PLLs characteristics	125
6.3.14	USB OTG HS PHY regulator characteristics	125
6.3.15	USB HS PHY external resistor characteristics	126
6.3.16	Memory characteristics	126
6.3.17	EMC characteristics	128
6.3.18	Absolute maximum ratings (electrical sensitivity)	129
6.3.19	I/O current injection characteristics	130
6.3.20	I/O port characteristics	131
6.3.21	NRST pin characteristics	137
6.3.22	TIM timer characteristics	138
6.3.23	RTC characteristics	138
6.3.24	12-bit ADC characteristics	138
6.3.25	Temperature sensor characteristics	144
6.3.26	V _{BAT} monitoring characteristics	144
6.3.27	Reference voltage	144
6.3.28	DAC electrical characteristics	145
6.3.29	Communications interfaces	147
6.3.30	FMC characteristics	160
6.3.31	Quad-SPI interface characteristics	180

6.3.32	SD/SDIO MMC card host interface (SDMMC) characteristics	182
7	Package information	185
7.1	LQFP64 – 10 x 10 mm, low-profile quad flat package information	185
7.2	LQFP100, 14 x 14 mm low-profile quad flat package information	188
7.3	LQFP144, 20 x 20 mm low-profile quad flat package information	191
7.4	UFBGA176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information	194
7.5	Thermal characteristics	197
8	Ordering information	198
Appendix A	Recommendations when using internal reset OFF	199
A.1	Operating conditions	199
	Revision history	200

List of tables

Table 1.	Device summary	2
Table 2.	STM32F730x8 features and peripheral counts	15
Table 3.	Voltage regulator configuration mode versus device operating mode	32
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	35
Table 5.	Voltage regulator modes in stop mode	36
Table 6.	Timer feature comparison	38
Table 7.	I2C implementation	41
Table 8.	USART implementation	42
Table 9.	Legend/abbreviations used in the pinout table	54
Table 10.	STM32F730x8 pin and ball definition	54
Table 11.	FMC pin definition	70
Table 12.	STM32F730x8 alternate function mapping	73
Table 13.	Voltage characteristics	88
Table 14.	Current characteristics	89
Table 15.	Thermal characteristics	90
Table 16.	General operating conditions	90
Table 17.	Limitations depending on the operating power supply range	92
Table 18.	VCAP1/VCAP2 operating conditions	92
Table 19.	VCAP1 operating conditions in the LQFP64 package	93
Table 20.	Operating conditions at power-up / power-down (regulator ON)	93
Table 21.	Operating conditions at power-up / power-down (regulator OFF)	93
Table 22.	reset and power control block characteristics	94
Table 23.	Over-drive switching characteristics	95
Table 24.	Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON	96
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON	97
Table 26.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON	98
Table 27.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory on ITCM interface (ART disabled), regulator ON	99
Table 28.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF	100
Table 29.	Typical and maximum current consumption in Sleep mode, regulator ON	101
Table 30.	Typical and maximum current consumption in Sleep mode, regulator OFF	101
Table 31.	Typical and maximum current consumptions in Stop mode	102
Table 32.	Typical and maximum current consumptions in Standby mode	103
Table 33.	Typical and maximum current consumptions in V _{BAT} mode	104
Table 34.	Switching output I/O current consumption	108
Table 35.	Peripheral current consumption	110
Table 36.	USB OTG HS and USB OTG PHY HS current consumption	113
Table 37.	Low-power mode wakeup timings	113
Table 38.	High-speed external user clock characteristics	114
Table 39.	Low-speed external user clock characteristics	115
Table 40.	HSE 4-26 MHz oscillator characteristics	116
Table 41.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	117

Table 42.	HSI oscillator characteristics	119
Table 43.	LSI oscillator characteristics	120
Table 44.	Main PLL characteristics	120
Table 45.	PLLI2S characteristics	121
Table 46.	PLLISAI characteristics	122
Table 47.	SSCG parameters constraint	123
Table 48.	USB OTG HS PLL1 characteristics	125
Table 49.	USB OTG HS PLL2 characteristics	125
Table 50.	USB OTG HS PHY regulator characteristics	125
Table 51.	USB HS PHY external resistor characteristics	126
Table 52.	Flash memory characteristics	126
Table 53.	Flash memory programming	126
Table 54.	Flash memory programming with VPP	127
Table 55.	Flash memory endurance and data retention	127
Table 56.	EMS characteristics	128
Table 57.	EMI characteristics	129
Table 58.	ESD absolute maximum ratings	130
Table 59.	Electrical sensitivities	130
Table 60.	I/O current injection susceptibility	131
Table 61.	I/O static characteristics	131
Table 62.	Output voltage characteristics	134
Table 63.	I/O AC characteristics	135
Table 64.	NRST pin characteristics	137
Table 65.	TIMx characteristics	138
Table 66.	RTC characteristics	138
Table 67.	ADC characteristics	138
Table 68.	ADC static accuracy at $f_{ADC} = 18$ MHz	140
Table 69.	ADC static accuracy at $f_{ADC} = 30$ MHz	140
Table 70.	ADC static accuracy at $f_{ADC} = 36$ MHz	141
Table 71.	ADC dynamic accuracy at $f_{ADC} = 18$ MHz - limited test conditions	141
Table 72.	ADC dynamic accuracy at $f_{ADC} = 36$ MHz - limited test conditions	141
Table 73.	Temperature sensor characteristics	144
Table 74.	Temperature sensor calibration values	144
Table 75.	V_{BAT} monitoring characteristics	144
Table 76.	internal reference voltage	144
Table 77.	Internal reference voltage calibration values	145
Table 78.	DAC characteristics	145
Table 79.	Minimum I2CCLK frequency in all I2C modes	148
Table 80.	I2C analog filter characteristics	148
Table 81.	SPI dynamic characteristics	149
Table 82.	I ² S dynamic characteristics	152
Table 83.	SAI characteristics	154
Table 84.	USB OTG full speed startup time	156
Table 85.	USB OTG full speed DC electrical characteristics	156
Table 86.	USB OTG full speed electrical characteristics	157
Table 87.	USB HS DC electrical characteristics	157
Table 88.	USB HS clock timing parameters	158
Table 89.	Dynamic characteristics: USB ULPI	159
Table 90.	USB OTG high speed DC electrical characteristics	159
Table 91.	USB OTG high speed electrical characteristics	159
Table 92.	USB FS PHY BCD electrical characteristics	160
Table 93.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	162

Table 94.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	162
Table 95.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	163
Table 96.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	164
Table 97.	Asynchronous multiplexed PSRAM/NOR read timings	165
Table 98.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	165
Table 99.	Asynchronous multiplexed PSRAM/NOR write timings	166
Table 100.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	167
Table 101.	Synchronous multiplexed NOR/PSRAM read timings	169
Table 102.	Synchronous multiplexed PSRAM write timings	171
Table 103.	Synchronous non-multiplexed NOR/PSRAM read timings	172
Table 104.	Synchronous non-multiplexed PSRAM write timings	174
Table 105.	Switching characteristics for NAND Flash read cycles	176
Table 106.	Switching characteristics for NAND Flash write cycles	176
Table 107.	SDRAM read timings	178
Table 108.	LPSDR SDRAM read timings	178
Table 109.	SDRAM write timings	179
Table 110.	LPSDR SDRAM write timings	180
Table 111.	Quad-SPI characteristics in SDR mode	180
Table 112.	Quad-SPI characteristics in DDR mode	181
Table 113.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	183
Table 114.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	184
Table 115.	LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data	185
Table 116.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data	188
Table 117.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	191
Table 118.	UFBGA176+25, 10 × 10 × 0.65 mm ultra thin fine-pitch ball grid array package mechanical data	194
Table 119.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	195
Table 120.	Package thermal characteristics	197
Table 121.	Ordering information scheme	198
Table 122.	Limitations depending on the operating power supply range	199
Table 123.	Document revision history	200

List of figures

Figure 1.	Compatible board design for LQFP100 package	17
Figure 2.	Compatible board design for LQFP64 package	18
Figure 3.	Compatible board design for LQFP144 package	19
Figure 4.	STM32F730x8 block diagram	20
Figure 5.	STM32F730x8 AXI-AHB bus matrix architecture ⁽¹⁾	23
Figure 6.	VDDUSB connected to VDD power supply	28
Figure 7.	VDDUSB connected to external power supply	28
Figure 8.	Power supply supervisor interconnection with internal reset OFF	30
Figure 9.	PDR_ON control with internal reset OFF	30
Figure 10.	Regulator OFF	33
Figure 11.	Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after V_{CAP_1}/V_{CAP_2} stabilization	34
Figure 12.	Startup in regulator OFF mode: fast V_{DD} slope - power-down reset risen before V_{CAP_1}/V_{CAP_2} stabilization	34
Figure 13.	STM32F730R8 LQFP64 pinout	50
Figure 14.	STM32F730V8 LQFP100 pinout	51
Figure 15.	STM32F730Z8 LQFP144 pinout	52
Figure 16.	STM32F730I8 UFBGA176 ballout (with OTG PHY HS)	53
Figure 17.	Pin loading conditions	85
Figure 18.	Pin input voltage	85
Figure 19.	STM32F730x8 power supply scheme	86
Figure 20.	STM32F730x8 power supply scheme	87
Figure 21.	Current consumption measurement scheme	88
Figure 22.	External capacitor C_{EXT}	92
Figure 23.	Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in low drive mode)	105
Figure 24.	Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium low drive mode)	105
Figure 25.	Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium high drive mode)	106
Figure 26.	Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high drive mode)	106
Figure 27.	Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode)	107
Figure 28.	High-speed external clock source AC timing diagram	115
Figure 29.	Low-speed external clock source AC timing diagram	116
Figure 30.	Typical application with an 8 MHz crystal	117
Figure 31.	Typical application with a 32.768 kHz crystal	118
Figure 32.	ACCHSI versus temperature	119
Figure 33.	LSI deviation versus temperature	120
Figure 34.	PLL output clock waveforms in center spread mode	124
Figure 35.	PLL output clock waveforms in down spread mode	124
Figure 36.	FT I/O input characteristics	133
Figure 37.	I/O AC characteristics definition	136
Figure 38.	Recommended NRST pin protection	137
Figure 39.	ADC accuracy characteristics	142
Figure 40.	Typical connection diagram using the ADC	142
Figure 41.	Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})	143

Figure 42.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA})	143
Figure 43.	12-bit buffered /non-buffered DAC	147
Figure 44.	SPI timing diagram - slave mode and CPHA = 0	150
Figure 45.	SPI timing diagram - slave mode and CPHA = 1	151
Figure 46.	SPI timing diagram - master mode	151
Figure 47.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	153
Figure 48.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	153
Figure 49.	SAI master timing waveforms	155
Figure 50.	SAI slave timing waveforms	155
Figure 51.	USB OTG full speed timings: definition of data signal rise and fall time	157
Figure 52.	ULPI timing diagram	158
Figure 53.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	161
Figure 54.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	163
Figure 55.	Asynchronous multiplexed PSRAM/NOR read waveforms	164
Figure 56.	Asynchronous multiplexed PSRAM/NOR write waveforms	166
Figure 57.	Synchronous multiplexed NOR/PSRAM read timings	168
Figure 58.	Synchronous multiplexed PSRAM write timings	170
Figure 59.	Synchronous non-multiplexed NOR/PSRAM read timings	172
Figure 60.	Synchronous non-multiplexed PSRAM write timings	173
Figure 61.	NAND controller waveforms for read access	175
Figure 62.	NAND controller waveforms for write access	175
Figure 63.	NAND controller waveforms for common memory read access	175
Figure 64.	NAND controller waveforms for common memory write access	176
Figure 65.	SDRAM read access waveforms (CL = 1)	177
Figure 66.	SDRAM write access waveforms	179
Figure 67.	Quad-SPI timing diagram - SDR mode	182
Figure 68.	Quad-SPI timing diagram - DDR mode	182
Figure 69.	SDIO high-speed mode	183
Figure 70.	SD default mode	183
Figure 71.	LQFP64 – 10 x 10 mm, low-profile quad flat package outline	185
Figure 72.	LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint	186
Figure 73.	LQFP64 – 10 x 10 mm, low-profile quad flat package top view example	187
Figure 74.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	188
Figure 75.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint	189
Figure 76.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example	190
Figure 77.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	191
Figure 78.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint	192
Figure 79.	LQFP144, 20 x 20mm, 144-pin low-profile quad flat package top view example	193
Figure 80.	UFBGA176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array package outline	194
Figure 81.	UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array package recommended footprint	195
Figure 82.	UFBGA176+25, 10 x 10 x 0.6 mm ultra thin fine-pitch ball grid array package top view example	196

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F730x8 microcontrollers.

This document should be read in conjunction with the *STM32F72xxx and STM32F73xxx advanced Arm[®]-based 32-bit MCUs* reference manual (RM0431). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Arm^{®(a)} Cortex[®]-M7 core, refer to the Cortex[®]-M7 technical reference manual available from the <http://www.arm.com> website.



arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32F730x8 devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex®-M7 core features a single floating point unit (SFPU) precision which supports Arm® single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F730x8 devices incorporate high-speed embedded memories with a Flash memory of 64 Kbytes, 256 Kbytes of SRAM (including 64 Kbytes of data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, thirteen general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Five SPIs, three I²Ss in half duplex mode. To achieve the audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI only for the LQFP64 and LQFP100 packages and with the integrated HS PHY for the LQFP144 and UFBGA176 packages)
- One CAN
- Two SAI serial audio interfaces
- Two SDMMC host interfaces

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface.

The STM32F730x8 devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for the USB (OTG_FS and OTG_HS) and the SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 and LQFP64 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F730x8 devices offer devices in 4 packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F730x8 microcontrollers suitable for a wide range of applications:

- Motor drive and application control,
- Medical equipment,
- Industrial applications: PLC, inverters, circuit breakers,
- Printers, and scanners,
- Alarm systems, video intercom, and HVAC,
- Home audio appliances,
- Mobile applications, Internet of Things,
- Wearable devices: smartwatches.

The following table lists the peripherals available on each part number.

Table 2. STM32F730x8 features and peripheral counts

Peripherals		STM32F730R8	STM32F730V8	STM32F730Z8	STM32F730I8
Flash memory in Kbytes		64			
SRAM in Kbytes	System	256(176+16+64)			
	Instruction	16			
	Backup	4			
FMC memory controller		No	Yes ⁽¹⁾		
Quad-SPI		Yes			
Timers	General-purpose	10 ⁽²⁾			
	Advanced-control	2			
	Basic	2			
	Low-power	No	1		
Random number generator		Yes			
Communication interfaces	SPI / I ² S	3/3 (simplex) ⁽³⁾	4/3 (simplex) ⁽³⁾	5/3 (simplex) ⁽³⁾	
	I ² C	3			
	USART/UART	4/2	4/4		
	USB OTG FS	Yes			
	USB OTG HS	Yes			
	USB OTG PHY HS controller (USBPHYC)	No		Yes	
	CAN	1			
	SAI	2			
	SDMMC1	Yes			
	SDMMC2	No	Yes ⁽⁴⁾⁽⁵⁾		
AES		Yes			
GPIOs		50	82	112	138
12-bit ADC		3			
Number of channels		16		24	
12-bit DAC		Yes			
Number of channels		2			
Maximum CPU frequency		216 MHz ⁽⁶⁾			
Operating voltage		1.7 to 3.6 V ⁽⁷⁾			
Operating temperatures		Ambient temperatures: -40 to +85 °C / -40 to +105 °C			
		Junction temperature: -40 to + 125 °C			
Package		LQFP64	LQFP100	LQFP144	UFBGA176

1. For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.

2. On the STM32F730x8 device packages, except the 176-pin ones, the TIM12 is not available, so there are 9 general-purpose timers.
3. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
4. The SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
5. The SDMMC2 is not available on the STM32F730Vx devices.
6. 216 MHz maximum frequency for - 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for - 40°C to + 105°C ambient temperature range).
7. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to [Section 3.15.2: Internal reset OFF](#)).


2.1 Full compatibility throughout the family

The STM32F730x8 devices with LQFP64 and LQFP100 packages are fully pin-to-pin, compatible with the STM32F7x5xx, STM32F7x6xx, STM32F7x7xx devices.

The STM32F730x8 devices with LQFP64 and LQFP100 packages are fully pin-to-pin, compatible with the STM32F4xxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.


Figure 1 and Figure 2 give compatible board designs between the STM32F730x8, with LQFP64 and LQFP100 packages, and STM32F4xx families.

Figure 1. Compatible board design for LQFP100 package



MSv41002V2

Figure 2. Compatible board design for LQFP64 package



2.2 STM32F730x8 LQFP144 packages:

Figure 3. Compatible board design for LQFP144 package





Figure 4 shows the general block diagram of the device family.

Figure 4. STM32F730x8 block diagram



MSv50788V1

1. The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.



3 Functional overview

3.1 Arm[®] Cortex[®]-M7 with FPU

The Arm[®] Cortex[®]-M7 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex[®]-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 4 shows the general block diagram of the STM32F730x8 family.

Note: Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

The STM32F730x8 devices embed a Flash memory of 64 Kbytes available for storing programs and data.

The flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: No access (read, erase, program) to the Flash memory or backup SRAM can be performed while the debug feature is connected or while booting from RAM or system memory bootloader
 - Level 2: debug/chip read protection disabled.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): Flash memory user sectors (0 to 1) can be protected against D-bus read accesses by using the proprietary readout protection (PCROP). The protected area is execute-only.

3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Embedded SRAM

All the devices feature:

- System SRAM up to 256 Kbytes:
 - SRAM1 on AHB bus Matrix: 176 Kbytes
 - SRAM2 on AHB bus Matrix: 16 Kbytes
 - DTCM-RAM on TCM interface (Tightly Coupled Memory interface): 64 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
 - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMA's and peripheral DMA's through the specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.


- 4 Kbytes of backup SRAM
 - This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

3.6 AXI-AHB bus matrix

The STM32F730x8 system architecture is based on 2 sub-systems:

- An AXI to multi-AHB bridge converting AXI4 protocol to AHB-Lite protocol:
 - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
 - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
 - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 5. STM32F730x8 AXI-AHB bus matrix architecture⁽¹⁾



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

3.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support a circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- ADC
- SAI
- Quad-SPI

3.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash are memory mapped, supporting 8, 16 and 32-bit access. The code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in Single Data Rate or Dual Data Rate.