



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**STM32F75xxx and STM32F74xxx advanced ARM[®]-based
32-bit MCUs**

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32F75xxx and STM32F74xxx microcontroller memory and peripherals.

The STM32F75xxx and STM32F74xxx is a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics please refer to the datasheets.

For information on the ARM[®] Cortex[®]-M7 with FPU core, please refer to the *Cortex[®]-M7 with FPU Technical Reference Manual*.

Related documents

Available from STMicroelectronics web site www.st.com:

- STM32F75xxx and STM32F74xxx datasheets
- *STM32F7 Series Cortex[®]-M7 processor programming manual* (PM0253)

Contents

1	Documentation conventions	59
1.1	List of abbreviations for registers	59
1.2	Glossary	60
1.3	Peripheral availability	60
2	System and memory overview	61
2.1	System architecture	61
2.1.1	Multi AHB BusMatrix	62
2.1.2	AHB/APB bridges (APB)	62
2.1.3	CPU AXIM bus	63
2.1.4	ITCM bus	63
2.1.5	DTCM bus	63
2.1.6	CPU AHBS bus	63
2.1.7	AHB peripheral bus	63
2.1.8	DMA memory bus	64
2.1.9	DMA peripheral bus	64
2.1.10	Ethernet DMA bus	64
2.1.11	USB OTG HS DMA bus	64
2.1.12	LCD-TFT controller DMA bus	64
2.1.13	DMA2D bus	64
2.2	Memory organization	65
2.2.1	Introduction	65
2.2.2	Memory map and register boundary addresses	65
2.3	Embedded SRAM	69
2.4	Flash memory overview	69
2.5	Boot configuration	70
3	Embedded Flash memory (FLASH)	72
3.1	Introduction	72
3.2	Flash main features	72
3.3	Flash functional description	73
3.3.1	Flash memory organization	73
3.3.2	Read access latency	74

3.3.3	Flash program and erase operations	76
3.3.4	Unlocking the Flash control register	77
3.3.5	Program/erase parallelism	77
3.3.6	Flash erase sequences	78
3.3.7	Flash programming sequences	78
3.3.8	Flash Interrupts	79
3.4	FLASH Option bytes	80
3.4.1	Option bytes description	80
3.4.2	Option bytes programming	83
3.5	FLASH memory protection	84
3.5.1	Read protection (RDP)	84
3.5.2	Write protections	86
3.6	One-time programmable bytes	86
3.7	FLASH registers	87
3.7.1	Flash access control register (FLASH_ACR)	87
3.7.2	Flash key register (FLASH_KEYR)	88
3.7.3	Flash option key register (FLASH_OPTKEYR)	88
3.7.4	Flash status register (FLASH_SR)	89
3.7.5	Flash control register (FLASH_CR)	90
3.7.6	Flash option control register (FLASH_OPTCR)	91
3.7.7	Flash option control register (FLASH_OPTCR1)	92
3.7.8	Flash interface register map	94
4	Power controller (PWR)	95
4.1	Power supplies	95
4.1.1	Independent A/D converter supply and reference voltage	96
4.1.2	Independent USB transceivers supply	97
4.1.3	Battery backup domain	98
4.1.4	Voltage regulator	100
4.2	Power supply supervisor	103
4.2.1	Power-on reset (POR)/power-down reset (PDR)	103
4.2.2	Brownout reset (BOR)	104
4.2.3	Programmable voltage detector (PVD)	104
4.3	Low-power modes	105
4.3.1	Debug mode	109
4.3.2	Run mode	109

4.3.3	Low-power mode	109
4.3.4	Sleep mode	110
4.3.5	Stop mode	112
4.3.6	Standby mode	115
4.3.7	Programming the RTC alternate functions to wake up the device from the Stop and Standby modes	116
4.4	Power control registers	119
4.4.1	PWR power control register (PWR_CR1)	119
4.4.2	PWR power control/status register (PWR_CSR1)	121
4.4.3	PWR power control/status register 2 (PWR_CR2)	123
4.4.4	PWR power control register 2 (PWR_CSR2)	124
4.5	PWR register map	126
5	Reset and clock control (RCC)	128
5.1	Reset	128
5.1.1	System reset	128
5.1.2	Power reset	128
5.1.3	Backup domain reset	129
5.2	Clocks	129
5.2.1	HSE clock	132
5.2.2	HSI clock	133
5.2.3	PLL	134
5.2.4	LSE clock	135
5.2.5	LSI clock	135
5.2.6	System clock (SYSCLK) selection	135
5.2.7	Clock security system (CSS)	135
5.2.8	RTC/AWU clock	136
5.2.9	Watchdog clock	137
5.2.10	Clock-out capability	137
5.2.11	Internal/external clock measurement using TIM5/TIM11	137
5.2.12	Peripheral clock enable register (RCC_AHBxENR, RCC_APBxENRy)	139
5.3	RCC registers	139
5.3.1	RCC clock control register (RCC_CR)	139
5.3.2	RCC PLL configuration register (RCC_PLLCFGR)	142
5.3.3	RCC clock configuration register (RCC_CFGR)	144
5.3.4	RCC clock interrupt register (RCC_CIR)	146

5.3.5	RCC AHB1 peripheral reset register (RCC_AHB1RSTR)	149
5.3.6	RCC AHB2 peripheral reset register (RCC_AHB2RSTR)	152
5.3.7	RCC AHB3 peripheral reset register (RCC_AHB3RSTR)	153
5.3.8	RCC APB1 peripheral reset register (RCC_APB1RSTR)	153
5.3.9	RCC APB2 peripheral reset register (RCC_APB2RSTR)	157
5.3.10	RCC AHB1 peripheral clock register (RCC_AHB1ENR)	159
5.3.11	RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)	161
5.3.12	RCC AHB3 peripheral clock enable register (RCC_AHB3ENR)	162
5.3.13	RCC APB1 peripheral clock enable register (RCC_APB1ENR)	162
5.3.14	RCC APB2 peripheral clock enable register (RCC_APB2ENR)	166
5.3.15	RCC AHB1 peripheral clock enable in low-power mode register (RCC_AHB1LPENR)	169
5.3.16	RCC AHB2 peripheral clock enable in low-power mode register (RCC_AHB2LPENR)	171
5.3.17	RCC AHB3 peripheral clock enable in low-power mode register (RCC_AHB3LPENR)	172
5.3.18	RCC APB1 peripheral clock enable in low-power mode register (RCC_APB1LPENR)	173
5.3.19	RCC APB2 peripheral clock enabled in low-power mode register (RCC_APB2LPENR)	177
5.3.20	RCC backup domain control register (RCC_BDCR)	179
5.3.21	RCC clock control & status register (RCC_CSR)	180
5.3.22	RCC spread spectrum clock generation register (RCC_SSCGR)	182
5.3.23	RCC PLLI2S configuration register (RCC_PLLI2SCFGR)	183
5.3.24	RCC PLLSAI configuration register (RCC_PLLSAICFGR)	186
5.3.25	RCC dedicated clocks configuration register (RCC_DKCFGR1)	187
5.3.26	RCC dedicated clocks configuration register (DCKCFGR2)	189
5.3.27	RCC register map	192
6	General-purpose I/Os (GPIO)	195
6.1	Introduction	195
6.2	GPIO main features	195
6.3	GPIO functional description	195
6.3.1	General-purpose I/O (GPIO)	198
6.3.2	I/O pin alternate function multiplexer and mapping	198
6.3.3	I/O port control registers	199
6.3.4	I/O port data registers	199
6.3.5	I/O data bitwise handling	199

6.3.6	GPIO locking mechanism	200
6.3.7	I/O alternate function input/output	200
6.3.8	External interrupt/wakeup lines	200
6.3.9	Input configuration	201
6.3.10	Output configuration	201
6.3.11	Alternate function configuration	202
6.3.12	Analog configuration	203
6.3.13	Using the HSE or LSE oscillator pins as GPIOs	203
6.3.14	Using the GPIO pins in the backup supply domain	203
6.4	GPIO registers	204
6.4.1	GPIO port mode register (GPIOx_MODER) (x = A..K)	204
6.4.2	GPIO port output type register (GPIOx_OTYPER) (x = A..K)	204
6.4.3	GPIO port output speed register (GPIOx_OSPEEDR) (x = A..K)	205
6.4.4	GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A..K)	205
6.4.5	GPIO port input data register (GPIOx_IDR) (x = A..K)	206
6.4.6	GPIO port output data register (GPIOx_ODR) (x = A..K)	206
6.4.7	GPIO port bit set/reset register (GPIOx_BSRR) (x = A..K)	206
6.4.8	GPIO port configuration lock register (GPIOx_LCKR) (x = A..K)	207
6.4.9	GPIO alternate function low register (GPIOx_AFR1) (x = A..K)	208
6.4.10	GPIO alternate function high register (GPIOx_AFR2) (x = A..J)	209
6.4.11	GPIO register map	210
7	System configuration controller (SYSCFG)	212
7.1	I/O compensation cell	212
7.2	SYSCFG registers	212
7.2.1	SYSCFG memory remap register (SYSCFG_MEMRMP)	212
7.2.2	SYSCFG peripheral mode configuration register (SYSCFG_PMC)	213
7.2.3	SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)	214
7.2.4	SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)	214
7.2.5	SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)	215

7.2.6	SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)	216
7.2.7	Compensation cell control register (SYSCFG_CMPCR)	216
7.2.8	SYSCFG register maps	217
8	Direct memory access controller (DMA)	218
8.1	DMA introduction	218
8.2	DMA main features	218
8.3	DMA functional description	220
8.3.1	DMA block diagram	220
8.3.2	DMA overview	220
8.3.3	DMA transactions	221
8.3.4	Channel selection	221
8.3.5	Arbiter	223
8.3.6	DMA streams	223
8.3.7	Source, destination and transfer modes	223
8.3.8	Pointer incrementation	226
8.3.9	Circular mode	227
8.3.10	Double buffer mode	227
8.3.11	Programmable data width, packing/unpacking, endianness	228
8.3.12	Single and burst transfers	230
8.3.13	FIFO	230
8.3.14	DMA transfer completion	233
8.3.15	DMA transfer suspension	234
8.3.16	Flow controller	234
8.3.17	Summary of the possible DMA configurations	235
8.3.18	Stream configuration procedure	236
8.3.19	Error management	237
8.4	DMA interrupts	238
8.5	DMA registers	239
8.5.1	DMA low interrupt status register (DMA_LISR)	239
8.5.2	DMA high interrupt status register (DMA_HISR)	240
8.5.3	DMA low interrupt flag clear register (DMA_LIFCR)	241
8.5.4	DMA high interrupt flag clear register (DMA_HIFCR)	241
8.5.5	DMA stream x configuration register (DMA_SxCR) (x = 0..7)	242
8.5.6	DMA stream x number of data register (DMA_SxNDTR) (x = 0..7) ...	245
8.5.7	DMA stream x peripheral address register (DMA_SxPAR) (x = 0..7) .	246

8.5.8	DMA stream x memory 0 address register (DMA_SxM0AR) (x = 0..7)	246
8.5.9	DMA stream x memory 1 address register (DMA_SxM1AR) (x = 0..7)	246
8.5.10	DMA stream x FIFO control register (DMA_SxFCR) (x = 0..7)	247
8.5.11	DMA register map	249
9	Chrom-Art Accelerator™ controller (DMA2D)	253
9.1	DMA2D introduction	253
9.2	DMA2D main features	253
9.3	DMA2D functional description	254
9.3.1	General description	254
9.3.2	DMA2D control	255
9.3.3	DMA2D foreground and background FIFOs	255
9.3.4	DMA2D foreground and background pixel format converter (PFC)	256
9.3.5	DMA2D foreground and background CLUT interface	258
9.3.6	DMA2D blender	259
9.3.7	DMA2D output PFC	259
9.3.8	DMA2D output FIFO	260
9.3.9	DMA2D AHB master port timer	260
9.3.10	DMA2D transactions	261
9.3.11	DMA2D configuration	261
9.3.12	DMA2D transfer control (start, suspend, abort and completion)	264
9.3.13	Watermark	264
9.3.14	Error management	264
9.3.15	AHB dead time	264
9.4	DMA2D interrupts	265
9.5	DMA2D registers	266
9.5.1	DMA2D control register (DMA2D_CR)	266
9.5.2	DMA2D Interrupt Status Register (DMA2D_ISR)	268
9.5.3	DMA2D interrupt flag clear register (DMA2D_IFCR)	269
9.5.4	DMA2D foreground memory address register (DMA2D_FGMAR)	270
9.5.5	DMA2D foreground offset register (DMA2D_FGOR)	270
9.5.6	DMA2D background memory address register (DMA2D_BGMAR)	270
9.5.7	DMA2D background offset register (DMA2D_BGOR)	271
9.5.8	DMA2D foreground PFC control register (DMA2D_FGPFCCR)	272
9.5.9	DMA2D foreground color register (DMA2D_FGCOLOR)	274
9.5.10	DMA2D background PFC control register (DMA2D_BGPFCCR)	275
9.5.11	DMA2D background color register (DMA2D_BGCOLOR)	277

9.5.12	DMA2D foreground CLUT memory address register (DMA2D_FGCMAR)	277
9.5.13	DMA2D background CLUT memory address register (DMA2D_BGCMAR)	278
9.5.14	DMA2D output PFC control register (DMA2D_OPFCCR)	278
9.5.15	DMA2D output color register (DMA2D_OCOLR)	279
9.5.16	DMA2D output memory address register (DMA2D_OMAR)	280
9.5.17	DMA2D output offset register (DMA2D_OOR)	281
9.5.18	DMA2D number of line register (DMA2D_NLR)	281
9.5.19	DMA2D line watermark register (DMA2D_LWR)	282
9.5.20	DMA2D AHB master timer configuration register (DMA2D_AMTCR) ..	282
9.5.21	DMA2D register map	283
10	Nested vectored interrupt controller (NVIC)	285
10.1	NVIC features	285
10.1.1	SysTick calibration value register	285
10.1.2	Interrupt and exception vectors	285
11	Extended interrupts and events controller (EXTI)	290
11.1	EXTI main features	290
11.2	EXTI block diagram	290
11.3	Wakeup event management	291
11.4	Functional description	291
11.5	Hardware interrupt selection	291
11.6	Hardware event selection	291
11.7	Software interrupt/event selection	292
11.8	External interrupt/event line mapping	292
11.9	EXTI registers	293
11.9.1	Interrupt mask register (EXTI_IMR)	293
11.9.2	Event mask register (EXTI_EMR)	293
11.9.3	Rising trigger selection register (EXTI_RTISR)	294
11.9.4	Falling trigger selection register (EXTI_FTISR)	294
11.9.5	Software interrupt event register (EXTI_SWIER)	295
11.9.6	Pending register (EXTI_PR)	295
11.9.7	EXTI register map	296
12	Cyclic redundancy check calculation unit (CRC)	297

12.1	Introduction	297
12.2	CRC main features	297
12.3	CRC functional description	298
12.3.1	CRC block diagram	298
12.3.2	CRC internal signals	298
12.3.3	CRC operation	298
12.4	CRC registers	300
12.4.1	Data register (CRC_DR)	300
12.4.2	Independent data register (CRC_IDR)	300
12.4.3	Control register (CRC_CR)	301
12.4.4	Initial CRC value (CRC_INIT)	301
12.4.5	CRC polynomial (CRC_POL)	302
12.4.6	CRC register map	302
13	Flexible memory controller (FMC)	303
13.1	FMC main features	303
13.2	Block diagram	304
13.3	AHB interface	305
13.3.1	Supported memories and transactions	305
13.4	External device address mapping	307
13.4.1	NOR/PSRAM address mapping	308
13.4.2	NAND Flash memory address mapping	308
13.4.3	SDRAM address mapping	309
13.5	NOR Flash/PSRAM controller	312
13.5.1	External memory interface signals	314
13.5.2	Supported memories and transactions	315
13.5.3	General timing rules	317
13.5.4	NOR Flash/PSRAM controller asynchronous transactions	317
13.5.5	Synchronous transactions	334
13.5.6	NOR/PSRAM controller registers	341
13.6	NAND Flash controller	348
13.6.1	External memory interface signals	348
13.6.2	NAND Flash supported memories and transactions	350
13.6.3	Timing diagrams for NAND Flash memory	350
13.6.4	NAND Flash operations	351
13.6.5	NAND Flash prewait functionality	352

13.6.6	Computation of the error correction code (ECC) in NAND Flash memory	353
13.6.7	NAND Flashcontroller registers	354
13.7	SDRAM controller	360
13.7.1	SDRAM controller main features	360
13.7.2	SDRAM External memory interface signals	360
13.7.3	SDRAM controller functional description	361
13.7.4	Low-power modes	367
13.7.5	SDRAM controller registers	370
13.8	FMC register map	378
14	Quad-SPI interface (QUADSPI)	381
14.1	Introduction	381
14.2	QUADSPI main features	381
14.3	QUADSPI functional description	381
14.3.1	QUADSPI block diagram	381
14.3.2	QUADSPI Command sequence	382
14.3.3	QUADSPI signal interface protocol modes	385
14.3.4	QUADSPI indirect mode	387
14.3.5	QUADSPI status flag polling mode	388
14.3.6	QUADSPI memory-mapped mode	389
14.3.7	QUADSPI Flash memory configuration	390
14.3.8	QUADSPI delayed data sampling	390
14.3.9	QUADSPI configuration	390
14.3.10	QUADSPI usage	391
14.3.11	Sending the instruction only once	393
14.3.12	QUADSPI error management	393
14.3.13	QUADSPI busy bit and abort functionality	393
14.3.14	nCS behavior	394
14.4	QUADSPI interrupts	395
14.5	QUADSPI registers	396
14.5.1	QUADSPI control register (QUADSPI_CR)	396
14.5.2	QUADSPI device configuration register (QUADSPI_DCR)	399
14.5.3	QUADSPI status register (QUADSPI_SR)	400
14.5.4	QUADSPI flag clear register (QUADSPI_FCR)	401
14.5.5	QUADSPI data length register (QUADSPI_DLR)	401
14.5.6	QUADSPI communication configuration register (QUADSPI_CCR)	402

14.5.7	QUADSPI address register (QUADSPI_AR)	404
14.5.8	QUADSPI alternate bytes registers (QUADSPI_ABR)	405
14.5.9	QUADSPI data register (QUADSPI_DR)	405
14.5.10	QUADSPI polling status mask register (QUADSPI_PSMKR)	406
14.5.11	QUADSPI polling status match register (QUADSPI_PSMAR)	406
14.5.12	QUADSPI polling interval register (QUADSPI_PIR)	407
14.5.13	QUADSPI low-power timeout register (QUADSPI_LPTR)	407
14.5.14	QUADSPI register map	409
15	Analog-to-digital converter (ADC)	410
15.1	ADC introduction	410
15.2	ADC main features	410
15.3	ADC functional description	410
15.3.1	ADC on-off control	412
15.3.2	ADC1/2 and ADC3 connectivity	413
15.3.3	ADC clock	416
15.3.4	Channel selection	416
15.3.5	Single conversion mode	417
15.3.6	Continuous conversion mode	417
15.3.7	Timing diagram	417
15.3.8	Analog watchdog	418
15.3.9	Scan mode	419
15.3.10	Injected channel management	419
15.3.11	Discontinuous mode	420
15.4	Data alignment	421
15.5	Channel-wise programmable sampling time	422
15.6	Conversion on external trigger and trigger polarity	423
15.7	Fast conversion mode	424
15.8	Data management	425
15.8.1	Using the DMA	425
15.8.2	Managing a sequence of conversions without using the DMA	425
15.8.3	Conversions without DMA and without overrun detection	426
15.9	Multi ADC mode	426
15.9.1	Injected simultaneous mode	429
15.9.2	Regular simultaneous mode	430
15.9.3	Interleaved mode	431

15.9.4	Alternate trigger mode	433
15.9.5	Combined regular/injected simultaneous mode	435
15.9.6	Combined regular simultaneous + alternate trigger mode	435
15.10	Temperature sensor	436
15.11	Battery charge monitoring	438
15.12	ADC interrupts	439
15.13	ADC registers	440
15.13.1	ADC status register (ADC_SR)	440
15.13.2	ADC control register 1 (ADC_CR1)	441
15.13.3	ADC control register 2 (ADC_CR2)	443
15.13.4	ADC sample time register 1 (ADC_SMPR1)	445
15.13.5	ADC sample time register 2 (ADC_SMPR2)	445
15.13.6	ADC injected channel data offset register x (ADC_JOFRx) (x=1..4)	446
15.13.7	ADC watchdog higher threshold register (ADC_HTR)	446
15.13.8	ADC watchdog lower threshold register (ADC_LTR)	447
15.13.9	ADC regular sequence register 1 (ADC_SQR1)	447
15.13.10	ADC regular sequence register 2 (ADC_SQR2)	448
15.13.11	ADC regular sequence register 3 (ADC_SQR3)	449
15.13.12	ADC injected sequence register (ADC_JSQR)	450
15.13.13	ADC injected data register x (ADC_JDRx) (x= 1..4)	450
15.13.14	ADC regular data register (ADC_DR)	451
15.13.15	ADC Common status register (ADC_CSR)	451
15.13.16	ADC common control register (ADC_CCR)	452
15.13.17	ADC common regular data register for dual and triple modes (ADC_CDR)	455
15.13.18	ADC register map	455
16	Digital-to-analog converter (DAC)	458
16.1	DAC introduction	458
16.2	DAC main features	458
16.3	DAC functional description	459
16.3.1	DAC channel enable	459
16.3.2	DAC output buffer enable	460
16.3.3	DAC data format	460
16.3.4	DAC conversion	461
16.3.5	DAC output voltage	462
16.3.6	DAC trigger selection	462

16.3.7	DMA request	463
16.3.8	Noise generation	463
16.3.9	Triangle-wave generation	464
16.4	Dual DAC channel conversion	465
16.4.1	Independent trigger without wave generation	466
16.4.2	Independent trigger with single LFSR generation	466
16.4.3	Independent trigger with different LFSR generation	466
16.4.4	Independent trigger with single triangle generation	467
16.4.5	Independent trigger with different triangle generation	467
16.4.6	Simultaneous software start	467
16.4.7	Simultaneous trigger without wave generation	468
16.4.8	Simultaneous trigger with single LFSR generation	468
16.4.9	Simultaneous trigger with different LFSR generation	468
16.4.10	Simultaneous trigger with single triangle generation	469
16.4.11	Simultaneous trigger with different triangle generation	469
16.5	DAC registers	470
16.5.1	DAC control register (DAC_CR)	470
16.5.2	DAC software trigger register (DAC_SWTRIGR)	473
16.5.3	DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)	473
16.5.4	DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)	474
16.5.5	DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)	474
16.5.6	DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)	475
16.5.7	DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)	475
16.5.8	DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)	475
16.5.9	Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)	476
16.5.10	DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD)	476
16.5.11	DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD)	477
16.5.12	DAC channel1 data output register (DAC_DOR1)	477
16.5.13	DAC channel2 data output register (DAC_DOR2)	477
16.5.14	DAC status register (DAC_SR)	478

	16.5.15 DAC register map	479
17	Digital camera interface (DCMI)	480
	17.1 DCMI introduction	480
	17.2 DCMI main features	480
	17.3 DCMI pins	480
	17.4 DCMI clocks	480
	17.5 DCMI functional overview	481
	17.5.1 DMA interface	482
	17.5.2 DCMI physical interface	482
	17.5.3 Synchronization	484
	17.5.4 Capture modes	486
	17.5.5 Crop feature	488
	17.5.6 JPEG format	489
	17.5.7 FIFO	489
	17.6 Data format description	490
	17.6.1 Data formats	490
	17.6.2 Monochrome format	490
	17.6.3 RGB format	491
	17.6.4 YCbCr format	491
	17.6.5 YCbCr format - Y only	491
	17.6.6 Half resolution image extraction	492
	17.7 DCMI interrupts	492
	17.8 DCMI register description	492
	17.8.1 DCMI control register (DCMI_CR)	492
	17.8.2 DCMI status register (DCMI_SR)	495
	17.8.3 DCMI raw interrupt status register (DCMI_RIS)	496
	17.8.4 DCMI interrupt enable register (DCMI_IER)	497
	17.8.5 DCMI masked interrupt status register (DCMI_MIS)	498
	17.8.6 DCMI interrupt clear register (DCMI_ICR)	499
	17.8.7 DCMI embedded synchronization code register (DCMI_ESCR)	500
	17.8.8 DCMI embedded synchronization unmask register (DCMI_ESUR) ..	501
	17.8.9 DCMI crop window start (DCMI_CWSTRT)	502
	17.8.10 DCMI crop window size (DCMI_CWSIZE)	502
	17.8.11 DCMI data register (DCMI_DR)	503
	17.8.12 DCMI register map	503

18 LCD-TFT Display Controller (LTDC) 505

- 18.1 Introduction 505
- 18.2 LTDC main features 505
- 18.3 LTDC functional description 506
 - 18.3.1 LTDC block diagram 506
 - 18.3.2 LTDC reset and clocks 506
 - 18.3.3 LCD-TFT pins and signal interface 508
- 18.4 LTDC programmable parameters 508
 - 18.4.1 LTDC Global configuration parameters 508
 - 18.4.2 Layer programmable parameters 511
- 18.5 LTDC interrupts 515
- 18.6 LTDC programming procedure 517
- 18.7 LTDC registers 518
 - 18.7.1 LTDC Synchronization Size Configuration Register (LTDC_SSCR) . . 518
 - 18.7.2 LTDC Back Porch Configuration Register (LTDC_BPCR) 518
 - 18.7.3 LTDC Active Width Configuration Register (LTDC_AWCR) 519
 - 18.7.4 LTDC Total Width Configuration Register (LTDC_TWCR) 520
 - 18.7.5 LTDC Global Control Register (LTDC_GCR) 520
 - 18.7.6 LTDC Shadow Reload Configuration Register (LTDC_SRCR) 522
 - 18.7.7 LTDC Background Color Configuration Register (LTDC_BCCR) 522
 - 18.7.8 LTDC Interrupt Enable Register (LTDC_IER) 523
 - 18.7.9 LTDC Interrupt Status Register (LTDC_ISR) 524
 - 18.7.10 LTDC Interrupt Clear Register (LTDC_ICR) 524
 - 18.7.11 LTDC Line Interrupt Position Configuration Register (LTDC_LIPCR) . 525
 - 18.7.12 LTDC Current Position Status Register (LTDC_CPSR) 525
 - 18.7.13 LTDC Current Display Status Register (LTDC_CDSR) 526
 - 18.7.14 LTDC Layerx Control Register (LTDC_LxCR) (where x=1..2) 527
 - 18.7.15 LTDC Layerx Window Horizontal Position Configuration Register
(LTDC_LxWHPCR) (where x=1..2) 527
 - 18.7.16 LTDC Layerx Window Vertical Position Configuration Register
(LTDC_LxWVPCR) (where x=1..2) 528
 - 18.7.17 LTDC Layerx Color Keying Configuration Register
(LTDC_LxCKCR) (where x=1..2) 529
 - 18.7.18 LTDC Layerx Pixel Format Configuration Register
(LTDC_LxPFCR) (where x=1..2) 530
 - 18.7.19 LTDC Layerx Constant Alpha Configuration Register
(LTDC_LxCACR) (where x=1..2) 530

18.7.20	LTDC Layerx Default Color Configuration Register (LTDC_LxDCCR) (where x=1..2)	531
18.7.21	LTDC Layerx Blending Factors Configuration Register (LTDC_LxBFCR) (where x=1..2)	532
18.7.22	LTDC Layerx Color Frame Buffer Address Register (LTDC_LxCFBAR) (where x=1..2)	533
18.7.23	LTDC Layerx Color Frame Buffer Length Register (LTDC_LxCFBLR) (where x=1..2)	533
18.7.24	LTDC Layerx ColorFrame Buffer Line Number Register (LTDC_LxCFBLNR) (where x=1..2)	534
18.7.25	LTDC Layerx CLUT Write Register (LTDC_LxCLUTWR) (where x=1..2)	535
18.7.26	LTDC register map	536
19	Random number generator (RNG)	539
19.1	Introduction	539
19.2	RNG main features	539
19.3	RNG functional description	539
19.3.1	Operation	540
19.3.2	Error management	540
19.4	RNG registers	541
19.4.1	RNG control register (RNG_CR)	541
19.4.2	RNG status register (RNG_SR)	541
19.4.3	RNG data register (RNG_DR)	542
19.4.4	RNG register map	543
20	Cryptographic processor (CRYP)	544
20.1	CRYP introduction	544
20.2	CRYP main features	544
20.3	CRYP functional description	546
20.3.1	CRYP block diagram	546
20.3.2	DES/TDES cryptographic core	547
20.3.3	AES cryptographic core	552
20.3.4	Data type	563
20.3.5	Initialization vectors - CRYP_IV0...1(L/R)	566
20.3.6	CRYP busy state	567
20.3.7	Procedure to perform an encryption or a decryption	568
20.3.8	Context swapping	569

20.4	CRYP interrupts	571
20.5	CRYP DMA interface	572
20.6	CRYP registers	572
20.6.1	CRYP control register (CRYP_CR)	572
20.6.2	CRYP status register (CRYP_SR)	575
20.6.3	CRYP data input register (CRYP_DIN)	576
20.6.4	CRYP data output register (CRYP_DOUT)	577
20.6.5	CRYP DMA control register (CRYP_DMACR)	578
20.6.6	CRYP interrupt mask set/clear register (CRYP_IMSCR)	578
20.6.7	CRYP raw interrupt status register (CRYP_RISR)	579
20.6.8	CRYP masked interrupt status register (CRYP_MISR)	579
20.6.9	CRYP key registers (CRYP_K0..3(L/R)R)	580
20.6.10	CRYP initialization vector registers (CRYP_IV0..1(L/R)R)	582
20.6.11	CRYP context swap registers (CRYP_CSGCMCCM0..7R and CRYP_CSGCM0..7R)	584
20.6.12	CRYP register map	585
21	Hash processor (HASH)	587
21.1	HASH introduction	587
21.2	HASH main features	587
21.3	HASH functional description	588
21.3.1	HASH block diagram	588
21.3.2	HASH processing time	589
21.3.3	Data type	589
21.3.4	Message digest computing	591
21.3.5	Message padding	592
21.3.6	Hash operation	593
21.3.7	HMAC operation	593
21.3.8	Context swapping	594
21.4	HASH interrupt	596
21.5	HASH registers	596
21.5.1	HASH control register (HASH_CR)	597
21.5.2	HASH data input register (HASH_DIN)	600
21.5.3	HASH start register (HASH_STR)	601
21.5.4	HASH digest registers (HASH_HR0..4/5/6/7)	602
21.5.5	HASH interrupt enable register (HASH_IMR)	604
21.5.6	HASH status register (HASH_SR)	605

21.5.7	HASH context swap registers (HASH_CSRx)	606
21.5.8	HASH register map	607
22	Advanced-control timers (TIM1/TIM8)	609
22.1	TIM1/TIM8 introduction	609
22.2	TIM1/TIM8 main features	609
22.3	TIM1/TIM8 functional description	611
22.3.1	Time-base unit	611
22.3.2	Counter modes	613
22.3.3	Repetition counter	624
22.3.4	External trigger input	626
22.3.5	Clock selection	627
22.3.6	Capture/compare channels	631
22.3.7	Input capture mode	634
22.3.8	PWM input mode	635
22.3.9	Forced output mode	635
22.3.10	Output compare mode	636
22.3.11	PWM mode	637
22.3.12	Asymmetric PWM mode	640
22.3.13	Combined PWM mode	641
22.3.14	Combined 3-phase PWM mode	642
22.3.15	Complementary outputs and dead-time insertion	643
22.3.16	Using the break function	645
22.3.17	Clearing the OCxREF signal on an external event	651
22.3.18	6-step PWM generation	653
22.3.19	One-pulse mode	654
22.3.20	Retriggerable one pulse mode (OPM)	655
22.3.21	Encoder interface mode	656
22.3.22	UIF bit remapping	658
22.3.23	Timer input XOR function	659
22.3.24	Interfacing with Hall sensors	659
22.3.25	Timer synchronization	662
22.3.26	ADC synchronization	666
22.3.27	DMA burst mode	666
22.3.28	Debug mode	667
22.4	TIM1/TIM8 registers	668
22.4.1	TIM1/TIM8 control register 1 (TIMx_CR1)	668

- 22.4.2 TIM1/TIM8 control register 2 (TIMx_CR2) 669
- 22.4.3 TIM1/TIM8 slave mode control register (TIMx_SMCR) 672
- 22.4.4 TIM1/TIM8 DMA/interrupt enable register (TIMx_DIER) 674
- 22.4.5 TIM1/TIM8 status register (TIMx_SR) 676
- 22.4.6 TIM1/TIM8 event generation register (TIMx_EGR) 678
- 22.4.7 TIM1/TIM8 capture/compare mode register 1 (TIMx_CCMR1) 679
- 22.4.8 TIM1/TIM8 capture/compare mode register 2 (TIMx_CCMR2) 683
- 22.4.9 TIM1/TIM8 capture/compare enable register (TIMx_CCER) 685
- 22.4.10 TIM1/TIM8 counter (TIMx_CNT) 689
- 22.4.11 TIM1/TIM8 prescaler (TIMx_PSC) 689
- 22.4.12 TIM1/TIM8 auto-reload register (TIMx_ARR) 689
- 22.4.13 TIM1/TIM8 repetition counter register (TIMx_RCR) 690
- 22.4.14 TIM1/TIM8 capture/compare register 1 (TIMx_CCR1) 690
- 22.4.15 TIM1/TIM8 capture/compare register 2 (TIMx_CCR2) 691
- 22.4.16 TIM1/TIM8 capture/compare register 3 (TIMx_CCR3) 691
- 22.4.17 TIM1/TIM8 capture/compare register 4 (TIMx_CCR4) 692
- 22.4.18 TIM1/TIM8 break and dead-time register (TIMx_BDTR) 692
- 22.4.19 TIM1/TIM8 DMA control register (TIMx_DCR) 695
- 22.4.20 TIM1/TIM8 DMA address for full transfer (TIMx_DMAR) 696
- 22.4.21 TIM1/TIM8 capture/compare mode register 3 (TIMx_CCMR3) 697
- 22.4.22 TIM1/TIM8 capture/compare register 5 (TIMx_CCR5) 698
- 22.4.23 TIM1/TIM8 capture/compare register 6 (TIMx_CCR6) 699
- 22.4.24 TIM1 register map 700
- 22.4.25 TIM8 register map 702

23 General-purpose timers (TIM2/TIM3/TIM4/TIM5) 704

- 23.1 TIM2/TIM3/TIM4/TIM5 introduction 704
- 23.2 TIM2/TIM3/TIM4/TIM5 main features 704
- 23.3 TIM2/TIM3/TIM4/TIM5 functional description 706
 - 23.3.1 Time-base unit 706
 - 23.3.2 Counter modes 708
 - 23.3.3 Clock selection 718
 - 23.3.4 Capture/compare channels 722
 - 23.3.5 Input capture mode 724
 - 23.3.6 PWM input mode 726
 - 23.3.7 Forced output mode 727
 - 23.3.8 Output compare mode 727

23.3.9	PWM mode	728
23.3.10	Asymmetric PWM mode	732
23.3.11	Combined PWM mode	732
23.3.12	Clearing the OCxREF signal on an external event	733
23.3.13	One-pulse mode	735
23.3.14	Retriggerable one pulse mode (OPM)	736
23.3.15	Encoder interface mode	737
23.3.16	UIF bit remapping	739
23.3.17	Timer input XOR function	739
23.3.18	Timers and external trigger synchronization	740
23.3.19	Timer synchronization	743
23.3.20	DMA burst mode	747
23.3.21	Debug mode	748
23.4	TIM2/TIM3/TIM4/TIM5 registers	749
23.4.1	TIMx control register 1 (TIMx_CR1)	749
23.4.2	TIMx control register 2 (TIMx_CR2)	750
23.4.3	TIMx slave mode control register (TIMx_SMCR)	752
23.4.4	TIMx DMA/Interrupt enable register (TIMx_DIER)	755
23.4.5	TIMx status register (TIMx_SR)	756
23.4.6	TIMx event generation register (TIMx_EGR)	757
23.4.7	TIMx capture/compare mode register 1 (TIMx_CCMR1)	758
23.4.8	TIMx capture/compare mode register 2 (TIMx_CCMR2)	762
23.4.9	TIMx capture/compare enable register (TIMx_CCER)	764
23.4.10	TIMx counter (TIMx_CNT)	765
23.4.11	TIMx prescaler (TIMx_PSC)	766
23.4.12	TIMx auto-reload register (TIMx_ARR)	766
23.4.13	TIMx capture/compare register 1 (TIMx_CCR1)	767
23.4.14	TIMx capture/compare register 2 (TIMx_CCR2)	767
23.4.15	TIMx capture/compare register 3 (TIMx_CCR3)	768
23.4.16	TIMx capture/compare register 4 (TIMx_CCR4)	768
23.4.17	TIMx DMA control register (TIMx_DCR)	769
23.4.18	TIMx DMA address for full transfer (TIMx_DMAR)	769
23.4.19	TIM2 option register 1 (TIM2_OR)	770
23.4.20	TIM2 option register 1 (TIM5_OR)	770
23.4.21	TIMx register map	771
24	General-purpose timers (TIM9/TIM10/TIM11/TIM12/TIM13/TIM14)	774

- 24.1 TIM9/TIM10/TIM11/TIM12/TIM13/TIM14 introduction 774
- 24.2 TIM9/TIM10/TIM11/TIM12/TIM13/TIM14 main features 774
 - 24.2.1 TIM9/TIM12 main features 774
 - 24.2.2 TIM10/TIM11/TIM13/TIM14 main features 775
- 24.3 TIM9/TIM10/TIM11/TIM12/TIM13/TIM14 functional description 777
 - 24.3.1 Time-base unit 777
 - 24.3.2 Counter modes 779
 - 24.3.3 Clock selection 782
 - 24.3.4 Capture/compare channels 784
 - 24.3.5 Input capture mode 786
 - 24.3.6 PWM input mode (only for TIM9/TIM12) 787
 - 24.3.7 Forced output mode 788
 - 24.3.8 Output compare mode 788
 - 24.3.9 PWM mode 789
 - 24.3.10 Combined PWM mode (TIM9/TIM12 only) 791
 - 24.3.11 One-pulse mode 792
 - 24.3.12 TIM9/TIM12 external trigger synchronization 794
 - 24.3.13 Timer synchronization (TIM9/TIM12) 797
 - 24.3.14 Debug mode 797
- 24.4 TIM9/TIM12 registers 797
 - 24.4.1 TIM9/TIM12 control register 1 (TIMx_CR1) 797
 - 24.4.2 TIM9/TIM12 slave mode control register (TIMx_SMCR) 798
 - 24.4.3 TIM9/TIM12 Interrupt enable register (TIMx_DIER) 800
 - 24.4.4 TIM9/TIM12 status register (TIMx_SR) 801
 - 24.4.5 TIM9/TIM12 event generation register (TIMx_EGR) 802
 - 24.4.6 TIM9/TIM12 capture/compare mode register 1 (TIMx_CCMR1) 804
 - 24.4.7 TIM9/TIM12 capture/compare enable register (TIMx_CCER) 807
 - 24.4.8 TIM9/TIM12 counter (TIMx_CNT) 808
 - 24.4.9 TIM9/TIM12 prescaler (TIMx_PSC) 808
 - 24.4.10 TIM9/TIM12 auto-reload register (TIMx_ARR) 808
 - 24.4.11 TIM9/TIM12 capture/compare register 1 (TIMx_CCR1) 809
 - 24.4.12 TIM9/TIM12 capture/compare register 2 (TIMx_CCR2) 809
 - 24.4.13 TIM9/TIM12 register map 810
- 24.5 TIM10/TIM11/TIM13/TIM14 registers 812
 - 24.5.1 TIM10/TIM11/TIM13/TIM14 control register 1 (TIMx_CR1) 812
 - 24.5.2 TIM10/TIM11/TIM13/TIM14 Interrupt enable register (TIMx_DIER) . . 813

24.5.3	TIM10/TIM11/TIM13/TIM14 status register (TIMx_SR)	813
24.5.4	TIM10/TIM11/TIM13/TIM14 event generation register (TIMx_EGR) . .	814
24.5.5	TIM10/TIM11/TIM13/TIM14 capture/compare mode register 1 (TIMx_CCMR1)	815
24.5.6	TIM10/TIM11/TIM13/TIM14 capture/compare enable register (TIMx_CCER)	818
24.5.7	TIM10/TIM11/TIM13/TIM14 counter (TIMx_CNT)	819
24.5.8	TIM10/TIM11/TIM13/TIM14 prescaler (TIMx_PSC)	819
24.5.9	TIM10/TIM11/TIM13/TIM14 auto-reload register (TIMx_ARR)	819
24.5.10	TIM10/TIM11/TIM13/TIM14 capture/compare register 1 (TIMx_CCR1)	820
24.5.11	TIM11 option register 1 (TIM11_OR)	820
24.5.12	TIM10/TIM11/TIM13/TIM14 register map	820
25	Basic timers (TIM6/TIM7)	823
25.1	TIM6/TIM7 introduction	823
25.2	TIM6/TIM7 main features	823
25.3	TIM6/TIM7 functional description	824
25.3.1	Time-base unit	824
25.3.2	Counting mode	826
25.3.3	UIF bit remapping	829
25.3.4	Clock source	829
25.3.5	Debug mode	830
25.4	TIM6/TIM7 registers	830
25.4.1	TIM6/TIM7 control register 1 (TIMx_CR1)	830
25.4.2	TIM6/TIM7 control register 2 (TIMx_CR2)	832
25.4.3	TIM6/TIM7 DMA/Interrupt enable register (TIMx_DIER)	832
25.4.4	TIM6/TIM7 status register (TIMx_SR)	833
25.4.5	TIM6/TIM7 event generation register (TIMx_EGR)	833
25.4.6	TIM6/TIM7 counter (TIMx_CNT)	833
25.4.7	TIM6/TIM7 prescaler (TIMx_PSC)	834
25.4.8	TIM6/TIM7 auto-reload register (TIMx_ARR)	834
25.4.9	TIM6/TIM7 register map	835
26	Low-power timer (LPTIM)	836
26.1	Introduction	836
26.2	LPTIM main features	836

26.3	LPTIM implementation	836
26.4	LPTIM functional description	837
26.4.1	LPTIM block diagram	837
26.4.2	LPTIM reset and clocks	837
26.4.3	Glitch filter	838
26.4.4	Prescaler	839
26.4.5	Trigger multiplexer	839
26.4.6	Operating mode	840
26.4.7	Timeout function	841
26.4.8	Waveform generation	842
26.4.9	Register update	843
26.4.10	Counter mode	844
26.4.11	Timer enable	844
26.4.12	Encoder mode	845
26.5	LPTIM interrupts	846
26.6	LPTIM registers	847
26.6.1	LPTIM interrupt and status register (LPTIM_ISR)	847
26.6.2	LPTIM interrupt clear register (LPTIM_ICR)	848
26.6.3	LPTIM interrupt enable register (LPTIM_IER)	849
26.6.4	LPTIM configuration register (LPTIM_CFGR)	850
26.6.5	LPTIM control register (LPTIM_CR)	853
26.6.6	LPTIM compare register (LPTIM_CMP)	854
26.6.7	LPTIM autoreload register (LPTIM_ARR)	854
26.6.8	LPTIM counter register (LPTIM_CNT)	855
26.6.9	LPTIM register map	856
27	Independent watchdog (IWDG)	857
27.1	Introduction	857
27.2	IWDG main features	857
27.3	IWDG functional description	857
27.3.1	IWDG block diagram	857
27.3.2	Window option	858
27.3.3	Hardware watchdog	859
27.3.4	Low-power freeze	859
27.3.5	Behavior in Stop and Standby modes	859
27.3.6	Register access protection	859

27.3.7	Debug mode	859
27.4	IWDG registers	860
27.4.1	Key register (IWDG_KR)	860
27.4.2	Prescaler register (IWDG_PR)	861
27.4.3	Reload register (IWDG_RLR)	862
27.4.4	Status register (IWDG_SR)	863
27.4.5	Window register (IWDG_WINR)	864
27.4.6	IWDG register map	865
28	System window watchdog (WWDG)	866
28.1	Introduction	866
28.2	WWDG main features	866
28.3	WWDG functional description	866
28.3.1	Enabling the watchdog	867
28.3.2	Controlling the downcounter	867
28.3.3	Advanced watchdog interrupt feature	867
28.3.4	How to program the watchdog timeout	868
28.3.5	Debug mode	869
28.4	WWDG registers	869
28.4.1	Control register (WWDG_CR)	869
28.4.2	Configuration register (WWDG_CFR)	870
28.4.3	Status register (WWDG_SR)	870
28.4.4	WWDG register map	871
29	Real-time clock (RTC)	872
29.1	Introduction	872
29.2	RTC main features	873
29.3	RTC functional description	874
29.3.1	RTC block diagram	874
29.3.2	GPIOs controlled by the RTC	875
29.3.3	Clock and prescalers	877
29.3.4	Real-time clock and calendar	878
29.3.5	Programmable alarms	878
29.3.6	Periodic auto-wakeup	879
29.3.7	RTC initialization and configuration	880
29.3.8	Reading the calendar	881