



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




ARM[®]-based Cortex[®]-M7 32b MCU+FPU, 462DMIPS, up to 2MB Flash/512+16+4KB RAM, crypto, USB OTG HS/FS, ethernet, 18 TIMs, 3 ADCs, 28 com itf, cam, LCD, DSI

Datasheet - production data

Features

- Core: ARM[®] 32-bit Cortex[®]-M7 CPU with DPFPU, ART Accelerator[™] and L1-cache: 16 Kbytes I/D cache, allowing 0-wait state execution from embedded Flash and external memories, up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions.
- Memories
 - Up to 2 Mbytes of Flash memory organized into two banks allowing read-while-write
 - SRAM: 512 Kbytes (including 128 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup SRAM
 - Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- Dual mode Quad-SPI
- Graphics
 - Chrom-ART Accelerator[™] (DMA2D), graphical hardware accelerator enabling enhanced graphical user interface
 - Hardware JPEG codec
 - LCD-TFT controller supporting up to XGA resolution
 - MIPI[®] DSI host controller supporting up to 720p 30 Hz resolution
- Clock, reset and supply management
 - 1.7 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - Dedicated USB power
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration



- Low-power
 - Sleep, Stop and Standby modes
 - V_{BAT} supply for RTC, 32×32 bit backup registers + 4 Kbytes backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels
- Digital filters for sigma delta modulator (DFSDM), 8 channels / 4 filters
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 18 timers: up to thirteen 16-bit (1x low-power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
- Debug mode
 - SWD & JTAG interfaces
 - Cortex[®]-M7 Trace Macrocell[™]
- Up to 168 I/O ports with interrupt capability
 - Up to 164 fast I/Os up to 108 MHz
 - Up to 166 5 V-tolerant I/Os

- Up to 28 communication interfaces
 - Up to 4 I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/4 UARTs (12.5 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
 - Up to 6 SPIs (up to 54 Mbit/s), 3 with muxed simplex I²S for audio
 - 2 x SAs (serial audio interface)
 - 3 x CANs (2.0B Active) and 2x SDMMCs
 - SPDIFRX interface
 - HDMI-CEC
 - MDIO slave interface
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
 - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit camera interface up to 54 Mbyte/s
- Cryptographic acceleration: hardware acceleration for AES 128, 192, 256, triple DES, HASH (MD5, SHA-1, SHA-2), and HMAC
- True random number generator
- CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F777xx	STM32F777BI, STM32F777II, STM32F777NI, STM32F777VI, STM32F777ZI
STM32F778Ax	STM32F778AI
STM32F779xx	STM32F779AI, STM32F779BI, STM32F779II, STM32F779NI

Contents

1	Description	14
1.1	Full compatibility throughout the family	18
2	Functional overview	20
2.1	ARM [®] Cortex [®] -M7 with FPU	20
2.2	Memory protection unit	20
2.3	Embedded Flash memory	21
2.4	CRC (cyclic redundancy check) calculation unit	21
2.5	Embedded SRAM	21
2.6	AXI-AHB bus matrix	21
2.7	DMA controller (DMA)	23
2.8	Flexible memory controller (FMC)	24
2.9	Quad-SPI memory interface (QUADSPI)	24
2.10	LCD-TFT controller	25
2.11	Chrom-ART Accelerator [™] (DMA2D)	25
2.12	Nested vectored interrupt controller (NVIC)	25
2.13	JPEG codec (JPEG)	26
2.14	External interrupt/event controller (EXTI)	26
2.15	Clocks and startup	26
2.16	Boot modes	27
2.17	Power supply schemes	27
2.18	Power supply supervisor	29
2.18.1	Internal reset ON	29
2.18.2	Internal reset OFF	30
2.19	Voltage regulator	31
2.19.1	Regulator ON	31
2.19.2	Regulator OFF	32
2.19.3	Regulator ON/OFF and internal reset ON/OFF availability	35
2.20	Real-time clock (RTC), backup SRAM and backup registers	35
2.21	Low-power modes	36
2.22	V _{BAT} operation	37
2.23	Timers and watchdogs	37

2.23.1	Advanced-control timers (TIM1, TIM8)	39
2.23.2	General-purpose timers (TIMx)	39
2.23.3	Basic timers TIM6 and TIM7	39
2.23.4	Low-power timer (LPTIM1)	40
2.23.5	Independent watchdog	40
2.23.6	Window watchdog	40
2.23.7	SysTick timer	40
2.24	Inter-integrated circuit interface (I ² C)	41
2.25	Universal synchronous/asynchronous receiver transmitters (USART) . .	42
2.26	Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) .	43
2.27	Serial audio interface (SAI)	43
2.28	SPDIFRX Receiver Interface (SPDIFRX)	44
2.29	Audio PLL (PLLI2S)	44
2.30	Audio and LCD PLL (PLLSAI)	44
2.31	SD/SDIO/MMC card host interface (SDMMC)	45
2.32	Ethernet MAC interface with dedicated DMA and IEEE 1588 support . . .	45
2.33	Controller area network (bxCAN)	46
2.34	Universal serial bus on-the-go full-speed (OTG_FS)	46
2.35	Universal serial bus on-the-go high-speed (OTG_HS)	46
2.36	High-definition multimedia interface (HDMI) - consumer electronics control (CEC)	47
2.37	Digital camera interface (DCMI)	47
2.38	Management Data Input/Output (MDIO) slaves	48
2.39	Cryptographic acceleration	48
2.40	Random number generator (RNG)	48
2.41	General-purpose input/outputs (GPIOs)	48
2.42	Analog-to-digital converters (ADCs)	49
2.43	Digital filter for Sigma-Delta Modulators (DFSDM)	49
2.44	Temperature sensor	50
2.45	Digital-to-analog converter (DAC)	51
2.46	Serial wire JTAG debug port (SWJ-DP)	51
2.47	Embedded Trace Macrocell™	51
2.48	DSI Host (DSIHOST)	52

3	Pinouts and pin description	54
4	Memory mapping	106
5	Electrical characteristics	111
5.1	Parameter conditions	111
5.1.1	Minimum and maximum values	111
5.1.2	Typical values	111
5.1.3	Typical curves	111
5.1.4	Loading capacitor	111
5.1.5	Pin input voltage	111
5.1.6	Power supply scheme	112
5.1.7	Current consumption measurement	114
5.2	Absolute maximum ratings	114
5.3	Operating conditions	116
5.3.1	General operating conditions	116
5.3.2	VCAP1/VCAP2 external capacitor	118
5.3.3	Operating conditions at power-up / power-down (regulator ON)	119
5.3.4	Operating conditions at power-up / power-down (regulator OFF)	119
5.3.5	Reset and power control block characteristics	119
5.3.6	Over-drive switching characteristics	121
5.3.7	Supply current characteristics	121
5.3.8	Wakeup time from low-power modes	139
5.3.9	External clock source characteristics	140
5.3.10	Internal clock source characteristics	145
5.3.11	PLL characteristics	147
5.3.12	PLL spread spectrum clock generation (SSCG) characteristics	149
5.3.13	MIPI D-PHY characteristics	151
5.3.14	MIPI D-PHY PLL characteristics	154
5.3.15	MIPI D-PHY regulator characteristics	155
5.3.16	Memory characteristics	156
5.3.17	EMC characteristics	159
5.3.18	Absolute maximum ratings (electrical sensitivity)	160
5.3.19	I/O current injection characteristics	161
5.3.20	I/O port characteristics	162
5.3.21	NRST pin characteristics	168
5.3.22	TIM timer characteristics	169

5.3.23	RTC characteristics	169
5.3.24	12-bit ADC characteristics	169
5.3.25	Temperature sensor characteristics	175
5.3.26	V _{BAT} monitoring characteristics	175
5.3.27	Reference voltage	175
5.3.28	DAC electrical characteristics	176
5.3.29	Communications interfaces	178
5.3.30	FMC characteristics	195
5.3.31	Quad-SPI interface characteristics	215
5.3.32	Camera interface (DCMI) timing specifications	217
5.3.33	LCD-TFT controller (LTDC) characteristics	218
5.3.34	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics	220
5.3.35	DFSDM timing diagrams	222
5.3.36	SD/SDIO MMC card host interface (SDMMC) characteristics	223
6	Package information	225
6.1	LQFP100 14x 14 mm, low-profile quad flat package information	225
6.2	LQFP144 20 x 20 mm, low-profile quad flat package information	229
6.3	LQFP176 24 x 24 mm, low-profile quad flat package information	233
6.4	LQFP208 28 x 28 mm low-profile quad flat package information	237
6.5	WLCSP 180-bump, 5.5 x 6 mm, wafer level chip scale package information	241
6.6	UFBGA176+25, 10 x 10, 0.65 mm ultra thin fine-pitch ball grid array package information	245
6.7	TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array package information	248
6.8	Thermal characteristics	251
7	Ordering information	252
Appendix A	Recommendations when using internal reset OFF	253
A.1	Operating conditions	253
	Revision history	254

List of tables

Table 1.	Device summary	2
Table 2.	STM32F777xx, STM32F778Ax and STM32F779xx features and peripheral counts	16
Table 3.	Voltage regulator configuration mode versus device operating mode	32
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	35
Table 5.	Voltage regulator modes in stop mode	36
Table 6.	Timer feature comparison	38
Table 7.	I2C implementation	41
Table 8.	USART implementation	42
Table 9.	Legend/abbreviations used in the pinout table	64
Table 10.	STM32F777xx, STM32F778Ax and STM32F779xx pin and ball definitions	64
Table 11.	FMC pin definition	89
Table 12.	STM32F777xx, STM32F778Ax and STM32F779xx alternate function mapping	92
Table 13.	STM32F777xx, STM32F778Ax and STM32F779xx register boundary addresses	107
Table 14.	Voltage characteristics	114
Table 15.	Current characteristics	115
Table 16.	Thermal characteristics	115
Table 17.	General operating conditions	116
Table 18.	Limitations depending on the operating power supply range	118
Table 19.	VCAP1/VCAP2 operating conditions	119
Table 20.	Operating conditions at power-up / power-down (regulator ON)	119
Table 21.	Operating conditions at power-up / power-down (regulator OFF)	119
Table 22.	Reset and power control block characteristics	120
Table 23.	Over-drive switching characteristics	121
Table 24.	Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON	122
Table 25.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON	123
Table 26.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON), regulator ON	124
Table 27.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) or SRAM on AXI (L1-cache disabled), regulator ON	125
Table 28.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode), regulator ON	126
Table 29.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode) on ITCM interface (ART disabled), regulator ON	127
Table 30.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode) on ITCM interface (ART disabled), regulator ON	128
Table 31.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Single bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF	129

Table 32.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (Dual bank mode, ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF.	129
Table 33.	Typical and maximum current consumption in Sleep mode, regulator ON.	130
Table 34.	Typical and maximum current consumption in Sleep mode, regulator OFF.	131
Table 35.	Typical and maximum current consumptions in Stop mode.	131
Table 36.	Typical and maximum current consumptions in Standby mode.	132
Table 37.	Typical and maximum current consumptions in V _{BAT} mode.	133
Table 38.	Switching output I/O current consumption.	134
Table 39.	Peripheral current consumption.	136
Table 40.	Low-power mode wakeup timings.	139
Table 41.	High-speed external user clock characteristics.	140
Table 42.	Low-speed external user clock characteristics.	141
Table 43.	HSE 4-26 MHz oscillator characteristics.	142
Table 44.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz).	143
Table 45.	HSI oscillator characteristics.	145
Table 46.	LSI oscillator characteristics.	146
Table 47.	Main PLL characteristics.	147
Table 48.	PLLI2S characteristics.	148
Table 49.	PLLISAI characteristics.	148
Table 50.	SSCG parameters constraint.	149
Table 51.	MIPI D-PHY characteristics.	151
Table 52.	MIPI D-PHY AC characteristics LP mode and HS/LP transitions.	152
Table 53.	DSI-PLL characteristics.	154
Table 54.	DSI regulator characteristics.	155
Table 55.	Flash memory characteristics.	156
Table 56.	Flash memory programming (single bank configuration nDBANK=1).	156
Table 57.	Flash memory programming (dual bank configuration nDBANK=0).	157
Table 58.	Flash memory programming with VPP.	158
Table 59.	Flash memory endurance and data retention.	158
Table 60.	EMS characteristics.	159
Table 61.	EMI characteristics.	160
Table 62.	ESD absolute maximum ratings.	161
Table 63.	Electrical sensitivities.	161
Table 64.	I/O current injection susceptibility.	162
Table 65.	I/O static characteristics.	162
Table 66.	Output voltage characteristics.	165
Table 67.	I/O AC characteristics.	166
Table 68.	NRST pin characteristics.	168
Table 69.	TIMx characteristics.	169
Table 70.	RTC characteristics.	169
Table 71.	ADC characteristics.	169
Table 72.	ADC static accuracy at f _{ADC} = 18 MHz.	171
Table 73.	ADC static accuracy at f _{ADC} = 30 MHz.	171
Table 74.	ADC static accuracy at f _{ADC} = 36 MHz.	172
Table 75.	ADC dynamic accuracy at f _{ADC} = 18 MHz - limited test conditions.	172
Table 76.	ADC dynamic accuracy at f _{ADC} = 36 MHz - limited test conditions.	172
Table 77.	Temperature sensor characteristics.	175
Table 78.	Temperature sensor calibration values.	175

Table 79.	V _{BAT} monitoring characteristics	175
Table 80.	internal reference voltage	175
Table 81.	Internal reference voltage calibration values	176
Table 82.	DAC characteristics	176
Table 83.	Minimum I2CCLK frequency in all I2C modes	178
Table 84.	I2C analog filter characteristics.	179
Table 85.	SPI dynamic characteristics	180
Table 86.	I ² S dynamic characteristics.	183
Table 87.	Dynamics characteristics: JTAG characteristics.	185
Table 88.	Dynamics characteristics: SWD characteristics	186
Table 89.	SAI characteristics	187
Table 90.	USB OTG full speed startup time	189
Table 91.	USB OTG full speed DC electrical characteristics	189
Table 92.	USB OTG full speed electrical characteristics	190
Table 93.	USB HS DC electrical characteristics	191
Table 94.	USB HS clock timing parameters	191
Table 95.	Dynamic characteristics: USB ULPI	192
Table 96.	Dynamics characteristics: Ethernet MAC signals for SMI.	193
Table 97.	Dynamics characteristics: Ethernet MAC signals for RMII	194
Table 98.	Dynamics characteristics: Ethernet MAC signals for MII	194
Table 99.	MDIO Slave timing parameters.	195
Table 100.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	197
Table 101.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	197
Table 102.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	198
Table 103.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings.	199
Table 104.	Asynchronous multiplexed PSRAM/NOR read timings.	200
Table 105.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	200
Table 106.	Asynchronous multiplexed PSRAM/NOR write timings	201
Table 107.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	202
Table 108.	Synchronous multiplexed NOR/PSRAM read timings	204
Table 109.	Synchronous multiplexed PSRAM write timings.	206
Table 110.	Synchronous non-multiplexed NOR/PSRAM read timings	207
Table 111.	Synchronous non-multiplexed PSRAM write timings	209
Table 112.	Switching characteristics for NAND Flash read cycles	211
Table 113.	Switching characteristics for NAND Flash write cycles.	212
Table 114.	SDRAM read timings	213
Table 115.	LPSDR SDRAM read timings	213
Table 116.	SDRAM write timings	214
Table 117.	LPSDR SDRAM write timings.	215
Table 118.	Quad-SPI characteristics in SDR mode	215
Table 119.	Quad SPI characteristics in DDR mode	216
Table 120.	DCMI characteristics.	217
Table 121.	LTDC characteristics	218
Table 122.	DFSDM measured timing 1.71-3.6V.	220
Table 123.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	224
Table 124.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	224
Table 125.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data.	226
Table 126.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	230
Table 127.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package mechanical data	234
Table 128.	LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package	

	mechanical data	238
Table 129.	WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package mechanical data	242
Table 130.	WLCSP 180-bump, 5.5 x 6 mm, recommended PCB design rules (0.4 mm pitch)	243
Table 131.	UFBGA176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array package mechanical data	245
Table 132.	UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)	246
Table 133.	TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array package mechanical data	248
Table 134.	TFBGA216 recommended PCB design rules (0.8 mm pitch BGA)	249
Table 135.	Package thermal characteristics	251
Table 136.	Ordering information scheme	252
Table 137.	Limitations depending on the operating power supply range	253
Table 138.	Document revision history	254

List of figures

Figure 1.	Compatible board design for LQFP100 package	18
Figure 2.	STM32F777xx, STM32F778Ax and STM32F779xx block diagram	19
Figure 3.	STM32F777xx, STM32F778Ax and STM32F779xx AXI-AHB bus matrix architecture ⁽¹⁾	22
Figure 4.	VDDUSB connected to VDD power supply.	28
Figure 5.	VDDUSB connected to external power supply	29
Figure 6.	Power supply supervisor interconnection with internal reset OFF	30
Figure 7.	PDR_ON control with internal reset OFF	31
Figure 8.	Regulator OFF	33
Figure 9.	Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after V_{CAP_1}, V_{CAP_2} stabilization	34
Figure 10.	Startup in regulator OFF mode: fast V_{DD} slope - power-down reset risen before V_{CAP_1}, V_{CAP_2} stabilization.	34
Figure 11.	STM32F77xxx LQFP100 pinout	54
Figure 12.	STM32F77xxx LQFP144 pinout	55
Figure 13.	STM32F77xxx LQFP176 pinout	56
Figure 14.	STM32F779xx LQFP176 pinout	57
Figure 15.	STM32F779Ax/STM32F778Ax WLCSP180 ballout	58
Figure 16.	STM32F77xxx LQFP208 pinout	59
Figure 17.	STM32F779xx LQFP208 pinout	60
Figure 18.	STM32F77xxx UFBGA176 ballout	61
Figure 19.	STM32F77xxx TFBGA216 ballout	62
Figure 20.	STM32F779xx TFBGA216 ballout	63
Figure 21.	Memory map	106
Figure 22.	Pin loading conditions.	111
Figure 23.	Pin input voltage	111
Figure 24.	STM32F769xx/STM32F779xx power supply scheme	112
Figure 25.	STM32F767xx/STM32F777xx power supply scheme	113
Figure 26.	Current consumption measurement scheme	114
Figure 27.	External capacitor C_{EXT}	118
Figure 28.	High-speed external clock source AC timing diagram	141
Figure 29.	Low-speed external clock source AC timing diagram	142
Figure 30.	Typical application with an 8 MHz crystal	143
Figure 31.	Typical application with a 32.768 kHz crystal	144
Figure 32.	ACCHSI versus temperature	145
Figure 33.	LSI deviation versus temperature	146
Figure 34.	PLL output clock waveforms in center spread mode	150
Figure 35.	PLL output clock waveforms in down spread mode	151
Figure 36.	MIPI D-PHY HS/LP clock lane transition timing diagram	154
Figure 37.	MIPI D-PHY HS/LP data lane transition timing diagram	154
Figure 38.	FT I/O input characteristics.	164
Figure 39.	I/O AC characteristics definition	167
Figure 40.	Recommended NRST pin protection	168
Figure 41.	ADC accuracy characteristics.	173
Figure 42.	Typical connection diagram using the ADC	173
Figure 43.	Power supply and reference decoupling (V_{REF+} not connected to V_{DDA}).	174
Figure 44.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA}).	174
Figure 45.	12-bit buffered /non-buffered DAC	178

Figure 46.	SPI timing diagram - slave mode and CPHA = 0	181
Figure 47.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	182
Figure 48.	SPI timing diagram - master mode ⁽¹⁾	182
Figure 49.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	184
Figure 50.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	184
Figure 51.	JTAG timing diagram	186
Figure 52.	SWD timing diagram	187
Figure 53.	SAI master timing waveforms	188
Figure 54.	SAI slave timing waveforms	189
Figure 55.	USB OTG full speed timings: definition of data signal rise and fall time	190
Figure 56.	ULPI timing diagram	192
Figure 57.	Ethernet SMI timing diagram	193
Figure 58.	Ethernet RMII timing diagram	193
Figure 59.	Ethernet MII timing diagram	194
Figure 60.	MDIO Slave timing diagram	195
Figure 61.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	196
Figure 62.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	198
Figure 63.	Asynchronous multiplexed PSRAM/NOR read waveforms	199
Figure 64.	Asynchronous multiplexed PSRAM/NOR write waveforms	201
Figure 65.	Synchronous multiplexed NOR/PSRAM read timings	203
Figure 66.	Synchronous multiplexed PSRAM write timings	205
Figure 67.	Synchronous non-multiplexed NOR/PSRAM read timings	207
Figure 68.	Synchronous non-multiplexed PSRAM write timings	208
Figure 69.	NAND controller waveforms for read access	210
Figure 70.	NAND controller waveforms for write access	210
Figure 71.	NAND controller waveforms for common memory read access	211
Figure 72.	NAND controller waveforms for common memory write access	211
Figure 73.	SDRAM read access waveforms (CL = 1)	212
Figure 74.	SDRAM write access waveforms	214
Figure 75.	Quad-SPI timing diagram - SDR mode	217
Figure 76.	Quad-SPI timing diagram - DDR mode	217
Figure 77.	DCMI timing diagram	218
Figure 78.	LCD-TFT horizontal timing diagram	219
Figure 79.	LCD-TFT vertical timing diagram	219
Figure 80.	Channel transceiver timing diagrams	222
Figure 81.	SDIO high-speed mode	223
Figure 82.	SD default mode	223
Figure 83.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	225
Figure 84.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint	227
Figure 85.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example	228
Figure 86.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	229
Figure 87.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package recommended footprint	231
Figure 88.	LQFP144, 20 x 20mm, 144-pin low-profile quad flat package top view example	232
Figure 89.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package outline	233
Figure 90.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package recommended footprint	235
Figure 91.	LQFP176, 24 x 24 mm, 176-pin low-profile quad flat package top view example	236

Figure 92. LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package outline 237

Figure 93. LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package
recommended footprint. 239

Figure 94. LQFP208, 28 x 28 mm, 208-pin low-profile quad flat package
top view example 240

Figure 95. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale
package outline. 241

Figure 96. WLCSP 180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale
package recommended footprint 243

Figure 97. WLCSP180-bump, 5.5 x 6 mm, 0.4 mm pitch wafer level chip scale package
top view example 244

Figure 98. UFBGA176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array
package outline. 245

Figure 99. UFBGA176+25, 10 x 10 mm x 0.65 mm, ultra fine-pitch ball grid array
package recommended footprint 246

Figure 100. UFBGA 176+25, 10 x 10 x 0.65 mm ultra thin fine-pitch ball grid array
package top view example 247

Figure 101. TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array
package outline. 248

Figure 102. TFBGA216, 13 x 13 mm, 0.8 mm pitch, thin fine-pitch ball grid array
package recommended footprint 249

Figure 103. TFBGA216, 13 x 13 x 0.8 mm thin fine-pitch ball grid array
package top view example 250

1 Description

The STM32F777xx, STM32F778Ax and STM32F779xx devices are based on the high-performance ARM[®] Cortex[®]-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex[®]-M7 core features a floating point unit (FPU) which supports ARM[®] double-precision and single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F777xx, STM32F778Ax and STM32F779xx devices incorporate high-speed embedded memories with a Flash memory up to 2 Mbytes, 512 Kbytes of SRAM (including 128 Kbytes of Data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG), and a cryptographic acceleration cell. They also feature standard and advanced communication interfaces.

- Up to four I²Cs
- Six SPIs, three I²Ss in half-duplex mode. To achieve audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI)
- Three CANs
- Two SAI serial audio interfaces
- Two SDMMC host interfaces
- Ethernet and camera interfaces
- LCD-TFT display controller
- Chrom-ART Accelerator™
- SPDIFRX interface
- HDMI-CEC

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface, a camera interface for CMOS sensors and a cryptographic acceleration cell. Refer to [Table 2: STM32F777xx, STM32F778Ax and STM32F779xx features and peripheral counts](#) for the list of peripherals available on each part number.

The STM32F777xx, STM32F778Ax and STM32F779xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for USB (OTG_FS and OTG_HS) and SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to [Section 2.18.2: Internal reset OFF](#)). A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F777xx, STM32F778Ax and STM32F779xx devices offer devices in 10 packages ranging from 100 pins to 216 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F777xx, STM32F778Ax and STM32F779xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smartwatches.

[Figure 2](#) shows the general block diagram of the device family



Table 2. STM32F777xx, STM32F778Ax and STM32F779xx features and peripheral counts

Peripherals		STM32F77xVx		STM32F77xZx		STM32F779Ax		STM32F778Ax		STM32F77xIx		STM32F77xBx		STM32F77xNx	
Flash memory in Kbytes		1024	2048	1024	2048	1024	2048	2048		1024	2048	1024	2048	1024	2048
SRAM in Kbytes	System	512(368+16+128)													
	Instruction	16													
	Backup	4													
FMC memory controller		Yes ⁽¹⁾													
Quad-SPI		Yes													
Ethernet		Yes				No				Yes					
Timers	General-purpose	10													
	Advanced-control	2													
	Basic	2													
	Low-power	1													
Random number generator		Yes													
Communication interfaces	SPI / I ² S	4/3 (simplex) ⁽²⁾				6/3 (simplex) ⁽²⁾									
	I ² C	4													
	USART/UART	4/4													
	USB OTG FS	Yes													
	USB OTG HS	Yes													
	CAN	3													
	SAI	2													
	SPDIFRX	4 inputs													
	SDMMC1	Yes													
	SDMMC2	Yes ⁽³⁾													
Camera interface		Yes													
MIPI-DSI Host ⁽⁴⁾		No				Yes									
LCD-TFT		Yes													
Chrom-ART Accelerator™ (DMA2D)		Yes													
JPEG codec		Yes													
Cryptography		Yes													

**Table 2. STM32F777xx, STM32F778Ax and STM32F779xx features and peripheral counts (continued)**

Peripherals	STM32F77xVx	STM32F77xZx	STM32F779Ax	STM32F778Ax	STM32F77xIx	STM32F77xBx	STM32F77xNx
GPIOs	82	114	129		132	159	
DFSDM1	Yes (4 filters)						
12-bit ADC	3						
Number of channels	16	24					
12-bit DAC	Yes						
Number of channels	2						
Maximum CPU frequency	216 MHz ⁽⁵⁾						
Operating voltage	1.7 to 3.6 V ⁽⁶⁾						
Operating temperatures	Ambient temperatures: -40 to +85 °C / -40 to +105 °C						
	Junction temperature: -40 to + 125 °C						
Package	LQFP100	LQFP144	WLCSP180		UFBGA176 ⁽⁷⁾ LQFP176	LQFP208	TFBGA216


1. For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
2. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
3. SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
4. DSI host interface is only available on STM32F779x sales types.
5. 216 MHz maximum frequency for - 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for - 40°C to + 105°C ambient temperature range).
6. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to [Section 2.18.2: Internal reset OFF](#)).
7. UFBGA176 is not available for STM32F779x sales types.

1.1 Full compatibility throughout the family

The STM32F777xx, STM32F778Ax and STM32F779xx devices are fully pin-to-pin, compatible with the STM32F4xxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.


Figure 1 gives compatible board designs between the STM32F7xx and STM32F4xx families.

Figure 1. Compatible board design for LQFP100 package



The STM32F77x LQFP144, LQFP176, LQFP208, TFBGA216, UFBGA176 packages are fully pin to pin compatible with STM32F4xx devices.

Figure 2. STM32F777xx, STM32F778Ax and STM32F779xx block diagram



1. The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.



2 Functional overview

2.1 ARM[®] Cortex[®]-M7 with FPU

The ARM[®] Cortex[®]-M7 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering an outstanding computational performance and low interrupt latency.

The Cortex[®]-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- Tightly Coupled Memory (TCM) interface.
- Harvard instruction and data caches and AXI master (AXIM) interface.
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface.

The processor supports a set of DSP instructions which allow an efficient signal processing and a complex algorithm execution.

It supports single and double precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 2 shows the general block diagram of the STM32F77xxx family.

Note: The Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core.

2.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

2.3 Embedded Flash memory

The STM32F777xx, STM32F778Ax and STM32F779xx devices embed a Flash memory of up to 2 Mbytes available for storing programs and data. The Flash interface features:

- Single /or Dual bank operating modes,
- Read-While-Write (RWW) in Dual bank mode.

2.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.5 Embedded SRAM

All the devices feature:

- System SRAM up to 512 Kbytes:
 - SRAM1 on AHB bus Matrix: 368 Kbytes
 - SRAM2 on AHB bus Matrix: 16 Kbytes
 - DTCM-RAM on TCM interface (Tightly Coupled Memory interface): 128 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
 - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMA's and peripherals DMA's through specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.

- 4 Kbytes of backup SRAM
 - This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.


2.6 AXI-AHB bus matrix

The STM32F777xx, STM32F778Ax and STM32F779xx system architecture is based on 2 sub-systems:

- An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:
 - 3x AXI to 32-bit AHB bridges connected to AHB bus matrix
 - 1x AXI to 64-bit AHB bridge connected to the embedded Flash memory
- A multi-AHB Bus-Matrix
 - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMA's, Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM,

FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 3. STM32F777xx, STM32F778Ax and STM32F779xx AXI-AHB bus matrix architecture⁽¹⁾



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

2.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and the transfer sizes between the source and the destination are independent.

The DMA can be used with the main peripherals:

- SPI and I²S
- I²C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- Cryptographic acceleration
- Camera interface (DCMI)
- ADC
- SAI
- SPDIFRX
- Quad-SPI
- HDMI-CEC
- JPEG codec
- DFSDM1

2.8 Flexible memory controller (FMC)

The Flexible memory controller (FMC) includes three memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller
- The Synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

2.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes external Flash are memory mapped, supporting 8, 16 and 32-bit access. Code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in Single Data Rate or Dual Data Rate.

2.10 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features:

- 2 display layers with dedicated FIFO (64x32-bit)
- Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer
- Up to 8 input color formats selectable per layer
- Flexible blending between two layers using alpha value (per pixel or constant)
- Flexible programmable parameters for each layer
- Color keying (transparency color)
- Up to 4 programmable interrupt events

2.11 Chrom-ART Accelerator™ (DMA2D)

The Chrom-Art Accelerator™ (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions:

- Rectangle filling with a fixed color
- Rectangle copy
- Rectangle copy with pixel format conversion
- Rectangle composition with blending and pixel format conversion

Various image format codings are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables.

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automatized and are running independently from the CPU or the DMAs.

2.12 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.