

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









STM32H750VB STM32H750IB STM32H750XB

32-bit Arm[®] Cortex[®]-M7 400MHz MCUs, 128 KB Flash, 1MB RAM, 46 com. and analog interfaces, crypto

Datasheet - production data

Features

Core

32-bit Arm[®] Cortex[®]-M7 core with double-precision FPU and L1 cache: 16 Kbytes of data and 16 Kbytes of instruction cache; frequency up to 400 MHz, MPU, 856 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions

Memories

- 128 Kbytes of Flash memory
- 1 Mbyte of RAM: 192 Kbytes of TCM RAM (inc. 64 Kbytes of ITCM RAM + 128 Kbytes of DTCM RAM for time critical routines), 864 Kbytes of user SRAM, and 4 Kbytes of SRAM in Backup domain
- Dual mode Quad-SPI memory interface running up to 133 MHz
- Flexible external memory controller with up to 32-bit data bus:
 - SRAM, PSRAM, NOR Flash memory clocked up to 133 MHz in synchronous mode
 - SDRAM/LPSDR SDRAM
 - 8/16-bit NAND Flash memories
- CRC calculation unit

Security


 ROP, PC-ROP, active tamper, secure firmware upgrade support, Secure access mode

General-purpose input/outputs

Up to 168 I/O ports with interrupt capability

Reset and power management

- 3 separate power domains which can be independently clock-gated or switched off:
 - D1: high-performance capabilities



- D2: communication peripherals and timers
- D3: reset/clock control/power management
- 1.62 to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- Dedicated USB power embedding a 3.3 V internal regulator to supply the internal PHYs
- Embedded regulator (LDO) with configurable scalable output to supply the digital circuitry
- Voltage scaling in Run and Stop mode (5 configurable ranges)
- Backup regulator (~0.9 V)
- Voltage reference for analog peripheral/V_{REF+}
- Low-power modes: Sleep, Stop, Standby and V_{BAT} supporting battery charging

Low-power consumption

Total current consumption down to 4 μA

Clock management

- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-48 MHz HSE, 32.768 kHz LSE
- 3× PLLs (1 for the system clock, 2 for kernel clocks) with Fractional mode

Interconnect matrix

- 3 bus matrices (1 AXI and 2 AHB)
- Bridges (5× AHB2-APB, 2× AXI2-AHB)

4 DMA controllers to unload the CPU

- 1× high-speed master direct memory access controller (MDMA) with linked list support
- · 2× dual-port DMAs with FIFO
- 1× basic DMA with request router capabilities

Up to 35 communication peripherals

- 4× I2Cs FM+ interfaces (SMBus/PMBus)
- 4× USARTs/4x UARTs (ISO7816 interface, LIN, IrDA, up to 12.5 Mbit/s) and 1x LPUART
- 6× SPIs, 3 with muxed duplex I2S audio class accuracy via internal audio PLL or external clock, 1x I2S in LP domain (up to 133 MHz)
- 4x SAIs (serial audio interface)
- SPDIFRX interface
- SWPMI single-wire protocol master I/F
- MDIO Slave interface
- 2× SD/SDIO/MMC interfaces (up to 125 MHz)
- 2× CAN controllers: 2 with CAN FD, 1 with time-triggered CAN (TT-CAN)
- 2× USB OTG interfaces (1FS, 1HS/FS) crystalless solution with LPM and BCD
- Ethernet MAC interface with DMA controller
- HDMI-CEC
- 8- to 14-bit camera interface (up to 80 MHz)

11 analog peripherals

- 3× ADCs with 16-bit max. resolution (up to 36 channels, 4.5 MSPS at 12 bits)
- 1× temperature sensor
- 2× 12-bit D/A converters (1 MHz)
- 2× ultra-low-power comparators
- 2× operational amplifiers (8 MHz bandwidth)
- 1× digital filters for sigma delta modulator (DFSDM) with 8 channels/4 filters

Graphics

LCD-TFT controller up to XGA resolution

- Chrom-ART graphical hardware Accelerator™ (DMA2D) to reduce CPU load
- Hardware JPEG Codec

Up to 22 timers and watchdogs

- 1× high-resolution timer (2.5 ns max resolution)
- 2× 32-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input (up to 200 MHz)
- 2× 16-bit advanced motor control timers (up to 200 MHz)
- 10× 16-bit general-purpose timers (up to 200 MHz)
- 5× 16-bit low-power timers (up to 200 MHz)
- 2× watchdogs (independent and window)
- 1× SysTick timer
- RTC with sub-second accuracy & HW calendar

Cryptographic acceleration

- AES 128, 192, 256, TDES,
- HASH (MD5, SHA-1, SHA-2), HMAC
- True random number generators

Debug mode

- · SWD & JTAG interfaces
- 4-Kbyte Embedded Trace Buffer

96-bit unique ID

All packages are ECOPACK®2 compliant

577

Contents

1	Intro	uction	2
2	Desc	ption	3
3	Func	onal overview18	В
	3.1	Arm [®] Cortex [®] -M7 with FPU	8
	3.2	Memory protection unit (MPU)18	8
	3.3	Memories	9
		3.3.1 Embedded Flash memory19	9
		3.3.2 Secure access mode	9
		3.3.3 Embedded SRAM	0
	3.4	Boot modes	0
	3.5	Power supply management	1
		3.5.1 Power supply scheme	1
		3.5.2 Power supply supervisor	
		3.5.3 Voltage regulator	
	3.6	Low-power strategy	
	3.7	Reset and clock controller (RCC)	
		3.7.1 Clock management	
		3.7.2 System reset sources	
	3.8	General-purpose input/outputs (GPIOs)	
	3.9	Bus-interconnect matrix	5
	3.10	DMA controllers	7
	3.11	Chrom-ART Accelerator™ (DMA2D)	7
	3.12	Nested vectored interrupt controller (NVIC)	8
	3.13	Extended interrupt and event controller (EXTI)	8
	3.14	Cyclic redundancy check calculation unit (CRC)	8
	3.15	Flexible memory controller (FMC)	9
	3.16	Quad-SPI memory interface (QUADSPI)	9
	3.17	Analog-to-digital converters (ADCs)	9
	3.18	Temperature sensor	
	3.19	V _{BAT} operation	
			

3.20	Digital-to-analog converters (DAC)	31
3.21	Ultra-low-power comparators (COMP)	31
3.22	Operational amplifiers (OPAMP)	31
3.23	Digital filter for sigma-delta modulators (DFSDM)	32
3.24	Digital camera interface (DCMI)	33
3.25	LCD-TFT controller	34
3.26	JPEG Codec (JPEG)	34
3.27	Random number generator (RNG)	34
3.28	Cryptographic acceleration (CRYPT and HASH)	35
3.29	Timers and watchdogs	35
	3.29.1 High-resolution timer (HRTIM1)	. 37
	3.29.2 Advanced-control timers (TIM1, TIM8)	38
	3.29.3 General-purpose timers (TIMx)	. 38
	3.29.4 Basic timers TIM6 and TIM7	39
	3.29.5 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)	39
	3.29.6 Independent watchdog	39
	3.29.7 Window watchdog	39
	3.29.8 SysTick timer	. 39
3.30	Real-time clock (RTC), backup SRAM and backup registers	40
3.31	Inter-integrated circuit interface (I ² C)	41
3.32	Universal synchronous/asynchronous receiver transmitter (USART)	41
3.33	Low-power universal asynchronous receiver transmitter (LPUART)	42
3.34	Serial peripheral interface (SPI)/inter- integrated sound interfaces (I2S) .	43
3.35	Serial audio interfaces (SAI)	43
3.36	SPDIFRX Receiver Interface (SPDIFRX)	44
3.37	Single wire protocol master interface (SWPMI)	44
3.38	Management Data Input/Output (MDIO) slaves	45
3.39	SD/SDIO/MMC card host interfaces (SDMMC)	45
3.40	Controller area network (FDCAN1, FDCAN2)	45
3.41	Universal serial bus on-the-go high-speed (OTG_HS)	46
3.42	Ethernet MAC interface with dedicated DMA controller (ETH)	46
3.43	High-definition multimedia interface (HDMI)	
	- consumer electronics control (CEC)	
3 44	Debug infrastructure	47



4	Memo	ory map	ping	48
5	Pin de	escriptio	ons	49
6	Electr	ical cha	racteristics	86
	6.1	Paramet	ter conditions	86
		6.1.1	Minimum and maximum values	. 86
		6.1.2	Typical values	. 86
		6.1.3	Typical curves	. 86
		6.1.4	Loading capacitor	. 86
		6.1.5	Pin input voltage	. 86
		6.1.6	Power supply scheme	. 87
		6.1.7	Current consumption measurement	. 88
	6.2	Absolute	e maximum ratings	88
	6.3	Operatir	ng conditions	90
		6.3.1	General operating conditions	. 90
		6.3.2	VCAP external capacitor	. 91
		6.3.3	Operating conditions at power-up / power-down	. 91
		6.3.4	Embedded reset and power control block characteristics	. 92
		6.3.5	Embedded reference voltage	. 93
		6.3.6	Supply current characteristics	. 94
		6.3.7	Wakeup time from low-power modes	107
		6.3.8	External clock source characteristics	108
		6.3.9	Internal clock source characteristics	112
		6.3.10	PLL characteristics	114
		6.3.11	Memory characteristics	116
		6.3.12	EMC characteristics	118
		6.3.13	Absolute maximum ratings (electrical sensitivity)	119
		6.3.14	I/O current injection characteristics	120
		6.3.15	I/O port characteristics	121
		6.3.16	NRST pin characteristics	127
		6.3.17	FMC characteristics	128
		6.3.18	Quad-SPI interface characteristics	148
		6.3.19	Delay block (DLYB) characteristics	150
		6.3.20	16-bit ADC characteristics	150
		6.3.21	DAC electrical characteristics	156
		6.3.22	Voltage reference buffer characteristics	159



		6.3.23	Temperature sensor characteristics
		6.3.24	V _{BAT} monitoring characteristics
		6.3.25	Voltage booster for analog switch
		6.3.26	Comparator characteristics
		6.3.27	Operational amplifiers characteristics
		6.3.28	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics 166
		6.3.29	Camera interface (DCMI) timing specifications
		6.3.30	LCD-TFT controller (LTDC) characteristics
		6.3.31	Timer characteristics
		6.3.32	Communications interfaces
		6.3.33	JTAG/SWD interface characteristics
7	Pack	kage info	ormation
	7.1	LQFP1	00 package information
	7.2	UFBGA	A176+25 package information
	7.3	TFBGA	A240+25 package information
	7.4	Therma	al characteristics
		7.4.1	Reference document
8	Orde	ering inf	ormation
9	Revi	sion his	tory



List of tables

Table 1.	STM32H750xB features and peripheral counts	. 14
Table 2.	System vs domain low-power mode	. 24
Table 3.	DFSDM implementation	. 33
Table 4.	Timer feature comparison	. 35
Table 5.	USART features	. 42
Table 6.	Legend/abbreviations used in the pinout table	. 52
Table 7.	STM32H750xB pin/ball definition	. 53
Table 8.	Port A alternate functions	. 72
Table 9.	Port B alternate functions	. 73
Table 10.	Port C alternate functions	. 75
Table 11.	Port D alternate functions	. 77
Table 12.	Port E alternate functions	. 78
Table 13.	Port F alternate functions	. 79
Table 14.	Port G alternate functions	. 80
Table 15.	Port H alternate functions	. 82
Table 16.	Port I alternate functions	. 83
Table 17.	Port J alternate functions	. 84
Table 18.	Port K alternate functions	. 85
Table 19.	Voltage characteristics	. 88
Table 20.	Current characteristics	. 89
Table 21.	Thermal characteristics	. 89
Table 22.	General operating conditions	. 90
Table 23.	VCAP operating conditions	. 91
Table 24.	Operating conditions at power-up / power-down (regulator ON)	. 91
Table 25.	Reset and power control block characteristics	. 92
Table 26.	Embedded reference voltage	. 93
Table 27.	Internal reference voltage calibration values	. 94
Table 28.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM, regulator ON	. 95
Table 29.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache ON, regulator ON	. 96
Table 30.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory, cache OFF, regulator ON	. 96
Table 31.	Typical consumption in Run mode and corresponding performance	
	versus code position	. 97
Table 32.	Typical current consumption batch acquisition mode	
Table 33.	Typical and maximum current consumption in Sleep mode, regulator ON	
Table 34.	Typical and maximum current consumption in Stop mode, regulator ON	
Table 35.	Typical and maximum current consumption in Standby mode	
Table 36.	Typical and maximum current consumption in VBAT mode	
Table 37.	Peripheral current consumption in Run mode	101
Table 38.	Peripheral current consumption in Stop, Standby and VBAT mode	
Table 39.	Low-power mode wakeup timings	107
Table 40.	High-speed external user clock characteristics	
Table 41.	Low-speed external user clock characteristics	
Table 42.	4-48 MHz HSE oscillator characteristics	
Table 43.	Low-speed external user clock characteristics	
Table 44.	HSI48 oscillator characteristics	112



List of tables

Table 45.	HSI oscillator characteristics	113
Table 46.	CSI oscillator characteristics	
Table 47.	LSI oscillator characteristics	114
Table 48.	PLL characteristics (wide VCO frequency range)	114
Table 49.	PLL characteristics (medium VCO frequency range)	115
Table 50.	Flash memory characteristics	116
Table 51.	Flash memory programming	117
Table 52.	Flash memory endurance and data retention	117
Table 53.	EMS characteristics	118
Table 54.	EMI characteristics	119
Table 55.	ESD absolute maximum ratings	119
Table 56.	Electrical sensitivities	120
Table 57.	I/O current injection susceptibility	120
Table 58.	I/O static characteristics	121
Table 59.	Output voltage characteristics	123
Table 60.	Output timing characteristics (HSLV OFF)	124
Table 61.	Output timing characteristics (HSLV ON)	126
Table 62.	NRST pin characteristics	127
Table 63.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	130
Table 64.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	130
Table 65.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	131
Table 66.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	132
Table 67.	Asynchronous multiplexed PSRAM/NOR read timings	133
Table 68.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	133
Table 69.	Asynchronous multiplexed PSRAM/NOR write timings	134
Table 70.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	135
Table 71.	Synchronous multiplexed NOR/PSRAM read timings	137
Table 72.	Synchronous multiplexed PSRAM write timings	139
Table 73.	Synchronous non-multiplexed NOR/PSRAM read timings	140
Table 74.	Synchronous non-multiplexed PSRAM write timings	
Table 75.	Switching characteristics for NAND Flash read cycles	144
Table 76.	Switching characteristics for NAND Flash write cycles	
Table 77.	SDRAM read timings	
Table 78.	LPSDR SDRAM read timings	
Table 79.	SDRAM write timings	
Table 80.	LPSDR SDRAM write timings	
Table 81.	Quad-SPI characteristics in SDR mode	
Table 82.	Quad SPI characteristics in DDR mode	
Table 83.	Dynamics characteristics: Delay Block characteristics	
Table 84.	ADC characteristics	
Table 85.	ADC accuracy	
Table 86.	DAC characteristics	
Table 87.	DAC accuracy	
Table 88.	VREFBUF characteristics	
Table 89.	Temperature sensor characteristics	
Table 90.	Temperature sensor calibration values	
Table 91.	V _{BAT} monitoring characteristics	
Table 92.	V _{BAT} charging characteristics	161
Table 93.	Voltage booster for analog switch characteristics	
Table 94.	COMP characteristics	
Table 95.	OPAMP characteristics	
Table 96	DFSDM measured timing 1.62-3.6 V	166



Table 97.	DCMI characteristics	169
Table 98.	LTDC characteristics	170
Table 99.	TIMx characteristics	172
Table 100.	Minimum i2c_ker_ck frequency in all I2C modes	173
Table 101.	I2C analog filter characteristics	
Table 102.	SPI dynamic characteristics	174
Table 103.	I ² S dynamic characteristics	
Table 104.	SAI characteristics	179
Table 105.	MDIO Slave timing parameters	180
Table 106.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	181
Table 107.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	
Table 108.	USB OTG_FS electrical characteristics	184
Table 109.	Dynamic characteristics: USB ULPI	184
Table 110.	Dynamics characteristics: Ethernet MAC signals for SMI	185
Table 111.	Dynamics characteristics: Ethernet MAC signals for RMII	
Table 112.	Dynamics characteristics: Ethernet MAC signals for MII	187
Table 113.	Dynamics characteristics: JTAG characteristics	188
Table 114.	Dynamics characteristics: SWD characteristics	188
Table 115.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	191
Table 116.	UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch,	
	ultra fine pitch ball grid array package mechanical data	193
Table 117.	UFBGA 176+25 recommended PCB design rules (0.65 mm pitch BGA)	194
Table 118.	TFBG - 240 +25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array	
	mechanical data	196
Table 119.	TFBGA - 240+25ball recommended PCB design rules (0.8 mm pitch)	197
Table 120.	Thermal characteristics	198
Table 121.	STM32H750xB ordering information scheme	199
Table 122	Document revision history	200



DS12556 Rev 2 9/201

List of figures

Figure 1.	STM32H750xB block diagram	17
Figure 2.	Power-up/power-down sequence	22
Figure 3.	STM32H750xB bus matrix	
Figure 4.	LQFP100 pinout	49
Figure 5.	UFBGA176+25 ballout	50
Figure 6.	TFBGA240+25 ballout	
Figure 7.	Pin loading conditions	
Figure 8.	Pin input voltage	
Figure 9.	Power supply scheme	
Figure 10.	Current consumption measurement scheme	
Figure 11.	External capacitor C _{EXT}	
Figure 12.	High-speed external clock source AC timing diagram	
Figure 13.	Low-speed external clock source AC timing diagram	
Figure 14.	Typical application with an 8 MHz crystal	
Figure 15.	Typical application with a 32.768 kHz crystal	
Figure 16.	VIL/VIH for all I/Os except BOOT0	
Figure 17.	Recommended NRST pin protection	
Figure 18.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 19.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 20.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 21.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 22.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 23.	Synchronous multiplexed PSRAM write timings	
Figure 24.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 25.	Synchronous non-multiplexed PSRAM write timings	
Figure 26.	NAND controller waveforms for read access	
Figure 27.	NAND controller waveforms for write access	
Figure 28.	NAND controller waveforms for common memory read access	
Figure 29.	NAND controller waveforms for common memory write access	
Figure 30.	SDRAM read access waveforms (CL = 1)	
Figure 31.	SDRAM write access waveforms	
Figure 32.	Quad-SPI timing diagram - SDR mode	
Figure 33.	Quad-SPI timing diagram - DDR mode	
Figure 34.	ADC accuracy characteristics (12-bit resolution)	
Figure 35.	Typical connection diagram using the ADC	
Figure 36.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 37.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 38.	12-bit buffered /non-buffered DAC	158
Figure 39.	Channel transceiver timing diagrams	
Figure 40.	DCMI timing diagram	
Figure 41.	LCD-TFT horizontal timing diagram	
Figure 42.	LCD-TFT vertical timing diagram	171
Figure 43.	SPI timing diagram - slave mode and CPHA = 0	175
Figure 44.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	176
Figure 45.	SPI timing diagram - master mode ⁽¹⁾	176
Figure 46.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	178
Figure 47.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	178
Figure 48	SAI master timing waveforms	180



10/201 DS12556 Rev 2

E' 40	OAL along the house of any	400
Figure 49.	SAI slave timing waveforms	
Figure 50.	MDIO Slave timing diagram	
Figure 51.	SDIO high-speed mode	
Figure 52.	SD default mode	183
Figure 53.	DDR mode	183
Figure 54.	ULPI timing diagram	185
Figure 55.	Ethernet SMI timing diagram	
Figure 56.	Ethernet RMII timing diagram	
Figure 57.	Ethernet MII timing diagram	
Figure 58.	JTAG timing diagram	
Figure 59.	SWD timing diagram	189
Figure 60.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	190
Figure 61.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
J	recommended footprint	192
Figure 62.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch,	
J	ultra fine pitch ball grid array package outline	193
Figure 63.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball	
Ü	grid array package recommended footprint	194
Figure 64.	TFBGA - 240+25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array	
9	package outline	195
Figure 65.	TFBGA - 240+25 ball, 14x14 mm 0.8 mm pitch	
J 2 2 2 .	recommended footprint	196
	the second control of	



DS12556 Rev 2 11/201

1 Introduction

This document provides information on STM32H750xB microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering information.

This document should be read in conjunction with the STM32H750xB reference manual (RM0433), available from the STMicroelectronics website *www.st.com*.

For information on the Arm^{®(a)} Cortex[®]-M7 core, please refer to the Cortex[®]-M7 Technical Reference Manual, available from the http://www.arm.com website.



DS12556 Rev 2

12/201



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

STM32H750xB devices are based on the high-performance Arm[®] Cortex[®]-M7 32-bit RISC core operating at up to 400 MHz. The Cortex[®] -M7 core features a floating point unit (FPU) which supports Arm[®] double-precision (IEEE 754 compliant) and single-precision data-processing instructions and data types. STM32H750xB devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H750xB devices incorporate high-speed embedded memories with a Flash memory of 128 Kbytes, 1 Mbyte of RAM (including 192 Kbytes of TCM RAM, 864 Kbytes of user SRAM and 4 Kbytes of backup SRAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memory access.

All the devices offer three ADCs, two DACs, two ultra-low power comparators, a low-power RTC, a high-resolution timer, 12 general-purpose 16-bit timers, two PWM timers for motor control, five low-power timers, a true random number generator (RNG), and a cryptographic acceleration cell. The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

- Standard peripherals
 - Four I²Cs
 - Four USARTs, four UARTs and one LPUART
 - Six SPIs, three I²Ss in Half-duplex mode. To achieve audio class accuracy, the I²S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization.
 - Four SAI serial audio interfaces
 - One SPDIFRX interface
 - One SWPMI (Single Wire Protocol Master Interface)
 - Management Data Input/Output (MDIO) slaves
 - Two SDMMC interfaces
 - A USB OTG full-speed and a USB OTG high-speed interface with full-speed capability (with the ULPI)
 - One FDCAN plus one TT-CAN interface
 - An Ethernet interface
 - Chrom-ART Accelerator[™]
 - HDMI-CEC
- Advanced peripherals including
 - A flexible memory control (FMC) interface
 - A Quad-SPI Flash memory interface
 - A camera interface for CMOS sensors
 - An LCD-TFT display controller
 - A JPEG hardware compressor/decompressor

Refer to *Table 1: STM32H750xB features and peripheral counts* for the list of peripherals available on each part number.

57

DS12556 Rev 2 13/201

STM32H750xB devices operate in the -40 to +85 °C temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see Section 3.5.2: Power supply supervisor) and connecting the PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB (OTG FS and OTG HS) are available on all packages except LQFP100 to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H750xB devices are offered in 3 packages ranging from 100 pins to 240 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H750xB microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smart watches.

Figure 1 shows the general block diagram of the device family.

Table 1. STM32H750xB features and peripheral counts

Peripherals		STM32H750VB	STM32H750IB	STM32H750XB
Flash memory in Kbytes		128		
	SRAM mapped onto AXI bus	512		
	SRAM1 (D2 domain)		128	
SRAM in Kbytes	SRAM2 (D2 domain)		128	
	SRAM3 (D2 domain)	32		
	SRAM4 (D3 domain)	64		
TCM RAM in Kbytes	ITCM RAM (instruction)	64		
Royles	DTCM RAM (data)		128	
Backup	SRAM (Kbytes)		4	
FMC			Yes	
Quad-SPI			Yes	
	Ethernet	Yes		

DS12556 Rev 2 14/201



Table 1. STM32H750xB features and peripheral counts (continued)

Р	eripherals	STM32H750VB	STM32H750IB	STM32H750XB
High-resolution			1	
	General-purpose		10	
Timers	Advanced-control (PWM)		2	
	Basic		2	
	Low-power		5	
Random	number generator	Yes		
Cryptog	raphic processor		Yes	
	SPI / I ² S		6/3 ⁽¹⁾	
	I ² C		4	
	USART/UART/ LPUART		4/4 /1	
	SAI		4	
Communication	SPDIFRX		4 inputs	
interfaces	SWPMI		Yes	
	MDIO	Yes		
	SDMMC	2		
	FDCAN/TT-CAN	1/1		
	USB OTG_FS	Yes		
	USB OTG_HS	Yes		
Ethernet a	nd camera interface	Yes		
	LCD-TFT	Yes		
JF	PEG Codec	Yes		
Chrom-ART A	Accelerator™ (DMA2D)		Yes	
	GPIOs	82	140	168
1	6-bit ADCs	3		
Numb	per of channels	Up to 36		
	12-bit DAC	Yes		
Number of channels		2		
Comparators		2		
Operational amplifiers		2		
	DFSDM	Yes		
	m CPU frequency	400 MHz		
Ope	rating voltage	1.71 to 3.6 V ⁽²⁾	1.62 to	3.6 V ⁽³⁾



Table 1. STM32H750xB features and peripheral counts (continued)

Peripherals	STM32H750VB	STM32H750IB	STM32H750XB
Operating temperatures	Ambient temperatures: –40 up to +85 °C ⁽⁴⁾		
Operating temperatures	Junction to	emperature: -40 to	o + 125 °C
Package	LQFP100	UFBGA176+25	TFBGA240+25

- The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
- 2. Since the LQFP100 package does not feature the PDR_ON pin (tied internally to V_{DD}), the minimum V_{DD} value for this package is 1.71 V.
- V_{DD}/V_{DDA} can drop down to 1.62 V by using an external power supervisor (see Section 3.5.2: Power supply supervisor) and connecting PDR_ON pin to V_{SS}. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.
- 4. The product junction temperature must be kept within the -40 to +125 $^{\circ}\text{C}$ temperature range.






Figure 1. STM32H750xB block diagram



Functional overview 3

Arm® Cortex®-M7 with FPU 3.1

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)
- 64-bit AXI interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The following memory interfaces are supported:

- Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency
- Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses
- AXI Bus interface to optimize Burst transfers
- Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H750xB family.

Cortex[®]-M7 with FPU core is binary compatible with the Cortex[®]-M4 core. Note:

3.2 Memory protection unit (MPU)

generated.

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to 8 independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory. When an unauthorized access is performed, a memory management exception is

18/201 DS12556 Rev 2



3.3 Memories

3.3.1 Embedded Flash memory

The STM32H750xB devices embed 128 Kbytes of Flash memory that can be used for storing programs and data.

The Flash memory is organized as follows:

- 128 Kbytes of user Flash memory containing 128 Kbytes of System Flash memory from which the device can boot
- 2 Kbytes (64 Flash words) of user option bytes for user configuration

3.3.2 Secure access mode

In addition to other typical memory protection mechanism (RDP, PCROP), STM32H750xB devices introduce the Secure access mode, a new enhanced security feature. This mode allows developing user-defined secure services by ensuring, on the one hand code and data protection and on the other hand code safe execution.

Two types of secure services are available:

- STMicroelectronics Root Secure Services:
 - These services are embedded in System memory. They provide a secure solution for firmware and third-party modules installation. These services rely on cryptographic algorithms based on a device unique private key.
- User-defined secure services:
 - These services are embedded in user Flash memory. Examples of user secure services are proprietary user firmware update solution, secure Flash integrity check or any other sensitive applications that require a high level of protection.
 - The secure firmware is embedded in specific user Flash memory areas configured through option bytes.

Secure services are executed just after a reset and preempt all other applications to guarantee protected and safe execution. Once executed, the corresponding code and data are no more accessible.

The above secure services are available only for Cortex[®]-M7 core operating in Secure access mode. The other masters cannot access the option bytes involved in Secure access mode settings or the Flash secured areas.

57

DS12556 Rev 2 19/201

3.3.3 Embedded SRAM

All devices feature:

- 512 Kbytes of AXI-SRAM mapped onto AXI bus on D1 domain.
- SRAM1 mapped on D2 domain: 128 Kbytes
- SRAM2 mapped on D2 domain: 128 Kbytes
- SRAM3 mapped on D2 domain: 32 Kbytes
- SRAM4 mapped on D3 domain: 64 Kbytes
- 4 Kbytes of backup SRAM

The content of this area is protected against possible unwanted write accesses, and is retained in Standby or V_{BAT} mode.

RAM mapped to TCM interface (ITCM and DTCM):

Both ITCM and DTCM RAMs are 0 wait state memories. either They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the CPU(AHBP):

- 64 Kbytes of ITCM-RAM (instruction RAM)
 - This RAM is connected to ITCM 64-bit interface designed for execution of critical real-times routines by the CPU.
- 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports)
 The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex[®]-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs.

Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

- 7 ECC bits are added per 32-bit word.
- 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space
- All RAM address space: ITCM, DTCM RAMs and SRAMs
- The System memory bootloader

57

20/201 DS12556 Rev 2

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory through a serial interface (USART, I2C, SPI, USB-DFU). Refer to *STM32* microcontroller System memory Boot mode application note (AN2606) for details.

3.5 Power supply management

3.5.1 Power supply scheme

STM32H750xB power supply voltages are the following:

- V_{DD} = 1.62 to 3.6 V: external power supply for I/Os, provided externally through V_{DD} pins.
- V_{DDLDO} = 1.62 to 3.6 V: supply voltage for the internal regulator supplying V_{CORE}
- V_{DDA} = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP.
- V_{DD33USB} and V_{DD50USB}:
 - $V_{DD50USB}$ can be supplied through the USB cable to generate the $V_{DD33USB}$ via the USB internal regulator. This allows supporting a V_{DD} supply different from 3.3 V.
 - The USB regulator can be bypassed to supply directly $V_{DD33USB}$ if V_{DD} = 3.3 V.
- V_{BAT} = 1.2 to 3.6 V: power supply for the V_{SW} domain when V_{DD} is not present.
- V_{CAP}: V_{CORE} supply voltage, which values depend on voltage scaling (0.7 V, 0.9 V, 1.0 V, 1.1 V or 1.2 V). They are configured through VOS bits in PWR_D3CR register. The V_{CORE} domain is split into the following power domains that can be independently switch off.
 - D1 domain containing some peripherals and the Cortex[®]-M7 core.
 - D2 domain containing a large part of the peripherals.
 - D3 domain containing some peripherals and the system control.

During power-up and power-down phases, the following power sequence requirements must be respected (see *Figure 2*):

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , $V_{DD33USB}$, $V_{DD50USB}$) must remain below V_{DD} + 300 mV.
- When V_{DD} is above 1 V, all power supplies are independent.

During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.



DS12556 Rev 2 21/201




Figure 2. Power-up/power-down sequence

 V_{DDx} refers to any power supply among V_{DDA} , $V_{DD33USB}$, $V_{DD50USB}$.

3.5.2 **Power supply supervisor**

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry:

Power-on reset (POR)

The POR supervisor monitors V_{DD} power supply and compares it to a fixed threshold. The devices remain in Reset mode when V_{DD} is below this threshold,

Power-down reset (PDR)

The PDR supervisor monitors V_{DD} power supply. A reset is generated when V_{DD} drops below a fixed threshold.

The PDR supervisor can be enabled/disabled through PDR_ON pin.

Brownout reset (BOR)

The BOR supervisor monitors V_{DD} power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when V_{DD} drops below this threshold.

DS12556 Rev 2 22/201



3.5.3 Voltage regulator

The same voltage regulator supplies the 3 power domains (D1, D2 and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through 5 power supply levels:

- Run mode (VOS1 to VOS3)
 - Scale 1: high performance
 - Scale 2: medium performance and consumption
 - Scale 3: optimized performance and low-power consumption
- Stop mode (SVOS3 to SVOS5)
 - Scale 3: peripheral with wakeup from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational
 - Scale 4 and 5 where the peripheral with wakeup from Stop mode is disabled
 The peripheral functionality is disabled but wakeup from Stop mode is possible through GPIO or asynchronous interrupt.

3.6 Low-power strategy

There are several ways to reduce power consumption on STM32H750xB:

- Decrease dynamic power consumption by slowing down the system clocks even in Run mode and individually clock gating the peripherals that are not used.
- Save power consumption when the CPU is idle, by selecting among the available low-power mode according to the user application needs. This allows achieving the best compromise between short startup time, low-power consumption, as well as available wakeup sources.

The devices feature several low-power modes:

- CSleep (CPU clock stopped)
- CStop (CPU sub-system clock stopped)
- DStop (Domain bus matrix clock stopped)
- Stop (System clock stopped)
- DStandby (Domain powered down)
- Standby (System powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex[®]-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally the system can enter Stop or Standby when all EXTI wakeup sources are cleared and the power domains are in DStop or DStandby mode.

57

DS12556 Rev 2 23/201

System power mode	D1 domain power mode	D2 domain power mode	D3 domain power mode
Run	DRun/DStop/DStandby	DRun/DStop/DStandby	DRun
Stop	DStop/DStandby	DStop/DStandby	DStop
Standby	DStandby	DStandby	DStandby

Table 2. System vs domain low-power mode

3.7 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows to apply clock ratios to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), the system frequency can be changed without modifying the baudrate.

3.7.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

- Internal oscillators:
 - 64 MHz HSI clock
 - 48 MHz RC oscillator
 - 4 MHz CSI clock
 - 32 kHz LSI clock
- External oscillators:
 - 4-48 MHz HSE clock
 - 32.768 kHz LSE clock

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSI clock. The user application can then select the clock configuration.

24/201 DS12556 Rev 2

3.7.2 System reset sources

Power-on reset initializes all registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

- Power-on reset (pwr por rst)
- Brownout reset
- Low level on NRST pin (external reset)
- Window watchdog
- Independent watchdog
- Software reset
- Low-power mode security reset
- Exit from Standby

3.8 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

After reset, all GPIOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPIOs register reset values in the device reference manual).

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.9 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow interconnecting bus masters with bus slaves (see *Figure 3*).

57

DS12556 Rev 2 25/201