



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 32-bit Arm<sup>®</sup> Cortex<sup>®</sup>-M7 400MHz MCUs, up to 2MB Flash, 1MB RAM, 46 com. and analog interfaces, crypto

Datasheet - production data

### Features

#### Core

- 32-bit Arm<sup>®</sup> Cortex<sup>®</sup>-M7 core with double-precision FPU and L1 cache: 16 Kbytes of data and 16 Kbytes of instruction cache; frequency up to 400 MHz, MPU, 856 DMIPS/2.14 DMIPS/MHz (Dhystone 2.1), and DSP instructions

#### Memories

- Up to 2 Mbytes of Flash memory with read-while-write support
- 1 Mbyte of RAM: 192 Kbytes of TCM RAM (inc. 64 Kbytes of ITCM RAM + 128 Kbytes of DTCM RAM for time critical routines), 864 Kbytes of user SRAM, and 4 Kbytes of SRAM in Backup domain
- Dual mode Quad-SPI memory interface running up to 133 MHz
- Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND Flash memory clocked up to 133 MHz in Synchronous mode
- CRC calculation unit

#### Security


- ROP, PC-ROP, active tamper, secure firmware upgrade support, Secure access mode

#### General-purpose input/outputs

- Up to 168 I/O ports with interrupt capability

#### Reset and power management

- 3 separate power domains which can be independently clock-gated or switched off:
  - D1: high-performance capabilities
  - D2: communication peripherals and timers
  - D3: reset/clock control/power management



- 1.62 to 3.6 V application supply and I/Os
- POR, PDR, PVD and BOR
- Dedicated USB power embedding a 3.3 V internal regulator to supply the internal PHYs
- Embedded regulator (LDO) with configurable scalable output to supply the digital circuitry
- Voltage scaling in Run and Stop mode (5 configurable ranges)
- Backup regulator (~0.9 V)
- Voltage reference for analog peripheral/V<sub>REF+</sub>
- Low-power modes: Sleep, Stop, Standby and V<sub>BAT</sub> supporting battery charging

#### Low-power consumption

- Total current consumption down to 4 µA

#### Clock management

- Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
- External oscillators: 4-48 MHz HSE, 32.768 kHz LSE
- 3× PLLs (1 for the system clock, 2 for kernel clocks) with Fractional mode

#### Interconnect matrix

- 3 bus matrices (1 AXI and 2 AHB)
- Bridges (5× AHB2-APB, 2× AXI2-AHB)

#### 4 DMA controllers to unload the CPU

- 1× high-speed master direct memory access controller (MDMA) with linked list support
- 2× dual-port DMAs with FIFO
- 1× basic DMA with request router capabilities

#### Up to 35 communication peripherals

- 4× I2Cs FM+ interfaces (SMBus/PMBus)
- 4× USARTs/4x UARTs (ISO7816 interface, LIN, IrDA, up to 12.5 Mbit/s) and 1x LPUART
- 6× SPIs, 3 with muxed duplex I2S audio class accuracy via internal audio PLL or external clock, 1x I2S in LP domain (up to 133 MHz)
- 4x SAIs (serial audio interface)
- SPDIFRX interface
- SWPMI single-wire protocol master I/F
- MDIO Slave interface
- 2× SD/SDIO/MMC interfaces (up to 125 MHz)
- 2× CAN controllers: 2 with CAN FD, 1 with time-triggered CAN (TT-CAN)
- 2× USB OTG interfaces (1FS, 1HS/FS) crystal-less solution with LPM and BCD
- Ethernet MAC interface with DMA controller
- HDMI-CEC
- 8- to 14-bit camera interface (up to 80 MHz)

#### 11 analog peripherals

- 3× ADCs with 16-bit max. resolution (up to 36 channels, 4.5 MSPS at 12 bits)
- 1× temperature sensor
- 2× 12-bit D/A converters (1 MHz)
- 2× ultra-low-power comparators
- 2× operational amplifiers (8 MHz bandwidth)

- 1× digital filters for sigma delta modulator (DFSDM) with 8 channels/4 filters

#### Graphics

- LCD-TFT controller up to XGA resolution
- Chrom-ART graphical hardware Accelerator™ (DMA2D) to reduce CPU load
- Hardware JPEG Codec

#### Up to 22 timers and watchdogs

- 1× high-resolution timer (2.5 ns max resolution)
- 2× 32-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input (up to 200 MHz)
- 2× 16-bit advanced motor control timers (up to 200 MHz)
- 10× 16-bit general-purpose timers (up to 200 MHz)
- 5× 16-bit low-power timers (up to 200 MHz)
- 2× watchdogs (independent and window)
- 1× SysTick timer
- RTC with sub-second accuracy & HW calendar

#### Cryptographic acceleration

- AES 128, 192, 256, TDES,
- HASH (MD5, SHA-1, SHA-2), HMAC
- True random number generators

#### Debug mode

- SWD & JTAG interfaces
- 4-Kbyte Embedded Trace Buffer

#### 96-bit unique ID

All packages are ECOPACK®2 compliant

Table 1. Device summary

Reference	Part number
STM32H753xI	STM32H753VI, STM32H753ZI, STM32H753II, STM32H753BI, STM32H753XI, STM32H753AI

# Contents

<b>1</b>	<b>Introduction</b>	<b>12</b>
<b>2</b>	<b>Description</b>	<b>13</b>
<b>3</b>	<b>Functional overview</b>	<b>18</b>
3.1	Arm® Cortex®-M7 with FPU	18
3.2	Memory protection unit (MPU)	18
3.3	Memories	19
3.3.1	Embedded Flash memory	19
3.3.2	Secure access mode	19
3.3.3	Embedded SRAM	20
3.4	Boot modes	20
3.5	Power supply management	21
3.5.1	Power supply scheme	21
3.5.2	Power supply supervisor	22
3.5.3	Voltage regulator	23
3.6	Low-power strategy	23
3.7	Reset and clock controller (RCC)	24
3.7.1	Clock management	24
3.7.2	System reset sources	25
3.8	General-purpose input/outputs (GPIOs)	25
3.9	Bus-interconnect matrix	25
3.10	DMA controllers	27
3.11	Chrom-ART Accelerator™ (DMA2D)	27
3.12	Nested vectored interrupt controller (NVIC)	28
3.13	Extended interrupt and event controller (EXTI)	28
3.14	Cyclic redundancy check calculation unit (CRC)	28
3.15	Flexible memory controller (FMC)	29
3.16	Quad-SPI memory interface (QUADSPI)	29
3.17	Analog-to-digital converters (ADCs)	29
3.18	Temperature sensor	30
3.19	V <sub>BAT</sub> operation	30

3.20	Digital-to-analog converters (DAC)	31
3.21	Ultra-low-power comparators (COMP)	31
3.22	Operational amplifiers (OPAMP)	31
3.23	Digital filter for sigma-delta modulators (DFSDM)	32
3.24	Digital camera interface (DCMI)	33
3.25	LCD-TFT controller	34
3.26	JPEG Codec (JPEG)	34
3.27	Random number generator (RNG)	34
3.28	Cryptographic acceleration (CRYPT and HASH)	35
3.29	Timers and watchdogs	35
3.29.1	High-resolution timer (HRTIM1)	37
3.29.2	Advanced-control timers (TIM1, TIM8)	38
3.29.3	General-purpose timers (TIMx)	38
3.29.4	Basic timers TIM6 and TIM7	39
3.29.5	Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)	39
3.29.6	Independent watchdog	39
3.29.7	Window watchdog	39
3.29.8	SysTick timer	39
3.30	Real-time clock (RTC), backup SRAM and backup registers	40
3.31	Inter-integrated circuit interface (I <sup>2</sup> C)	41
3.32	Universal synchronous/asynchronous receiver transmitter (USART)	41
3.33	Low-power universal asynchronous receiver transmitter (LPUART)	42
3.34	Serial peripheral interface (SPI)/inter-integrated sound interfaces (I2S)	43
3.35	Serial audio interfaces (SAI)	43
3.36	SPDIFRX Receiver Interface (SPDIFRX)	44
3.37	Single wire protocol master interface (SWPMI)	44
3.38	Management Data Input/Output (MDIO) slaves	45
3.39	SD/SDIO/MMC card host interfaces (SDMMC)	45
3.40	Controller area network (FDCAN1, FDCAN2)	45
3.41	Universal serial bus on-the-go high-speed (OTG_HS)	46
3.42	Ethernet MAC interface with dedicated DMA controller (ETH)	46
3.43	High-definition multimedia interface (HDMI) - consumer electronics control (CEC)	47
3.44	Debug infrastructure	47

<b>4</b>	<b>Memory mapping</b> .....	<b>48</b>
<b>5</b>	<b>Pin descriptions</b> .....	<b>49</b>
<b>6</b>	<b>Electrical characteristics</b> .....	<b>97</b>
6.1	Parameter conditions .....	97
6.1.1	Minimum and maximum values .....	97
6.1.2	Typical values .....	97
6.1.3	Typical curves .....	97
6.1.4	Loading capacitor .....	97
6.1.5	Pin input voltage .....	97
6.1.6	Power supply scheme .....	98
6.1.7	Current consumption measurement .....	99
6.2	Absolute maximum ratings .....	99
6.3	Operating conditions .....	101
6.3.1	General operating conditions .....	101
6.3.2	VCAP external capacitor .....	102
6.3.3	Operating conditions at power-up / power-down .....	102
6.3.4	Embedded reset and power control block characteristics .....	103
6.3.5	Embedded reference voltage .....	104
6.3.6	Supply current characteristics .....	105
6.3.7	Wakeup time from low-power modes .....	118
6.3.8	External clock source characteristics .....	119
6.3.9	Internal clock source characteristics .....	123
6.3.10	PLL characteristics .....	125
6.3.11	Memory characteristics .....	127
6.3.12	EMC characteristics .....	129
6.3.13	Absolute maximum ratings (electrical sensitivity) .....	130
6.3.14	I/O current injection characteristics .....	131
6.3.15	I/O port characteristics .....	132
6.3.16	NRST pin characteristics .....	138
6.3.17	FMC characteristics .....	139
6.3.18	Quad-SPI interface characteristics .....	159
6.3.19	Delay block (DLYB) characteristics .....	161
6.3.20	16-bit ADC characteristics .....	161
6.3.21	DAC electrical characteristics .....	167
6.3.22	Voltage reference buffer characteristics .....	170

6.3.23	Temperature sensor characteristics	171
6.3.24	V <sub>BAT</sub> monitoring characteristics	172
6.3.25	Voltage booster for analog switch	172
6.3.26	Comparator characteristics	173
6.3.27	Operational amplifiers characteristics	174
6.3.28	Digital filter for Sigma-Delta Modulators (DFSDM) characteristics	177
6.3.29	Camera interface (DCMI) timing specifications	180
6.3.30	LCD-TFT controller (LTDC) characteristics	181
6.3.31	Timer characteristics	183
6.3.32	Communications interfaces	184
6.3.33	JTAG/SWD interface characteristics	198
<b>7</b>	<b>Package information</b>	<b>201</b>
7.1	LQFP100 package information	201
7.2	TFBGA100, 8 x 8 x 0.8 mm thin fine-pitch ball grid array package information	205
7.3	LQFP144 package information	207
7.4	UFBGA169 package information	212
7.5	LQFP176 package information	213
7.6	LQFP208 package information	217
7.7	UFBGA176+25 package information	221
7.8	TFBGA240+25 package information	224
7.9	Thermal characteristics	227
7.9.1	Reference document	227
<b>8</b>	<b>Ordering information</b>	<b>228</b>
<b>9</b>	<b>Revision history</b>	<b>229</b>

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	STM32H753xI features and peripheral counts . . . . .	14
Table 3.	System vs domain low-power mode . . . . .	24
Table 4.	DFSDM implementation . . . . .	33
Table 5.	Timer feature comparison . . . . .	35
Table 6.	USART features . . . . .	42
Table 7.	Legend/abbreviations used in the pinout table . . . . .	57
Table 8.	STM32H753xI pin/ball definition . . . . .	58
Table 9.	Port A alternate functions . . . . .	83
Table 10.	Port B alternate functions . . . . .	84
Table 11.	Port C alternate functions . . . . .	86
Table 12.	Port D alternate functions . . . . .	88
Table 13.	Port E alternate functions . . . . .	89
Table 14.	Port F alternate functions . . . . .	90
Table 15.	Port G alternate functions . . . . .	91
Table 16.	Port H alternate functions . . . . .	93
Table 17.	Port I alternate functions . . . . .	94
Table 18.	Port J alternate functions . . . . .	95
Table 19.	Port K alternate functions . . . . .	96
Table 20.	Voltage characteristics . . . . .	99
Table 21.	Current characteristics . . . . .	100
Table 22.	Thermal characteristics . . . . .	100
Table 23.	General operating conditions . . . . .	101
Table 24.	VCAP operating conditions . . . . .	102
Table 25.	Operating conditions at power-up / power-down (regulator ON) . . . . .	102
Table 26.	Reset and power control block characteristics . . . . .	103
Table 27.	Embedded reference voltage . . . . .	104
Table 28.	Internal reference voltage calibration values . . . . .	105
Table 29.	Typical and maximum current consumption in Run mode, code with data processing running from ITCM, regulator ON . . . . .	106
Table 30.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache ON, regulator ON . . . . .	107
Table 31.	Typical and maximum current consumption in Run mode, code with data processing running from Flash memory, cache OFF, regulator ON . . . . .	107
Table 32.	Typical consumption in Run mode and corresponding performance versus code position . . . . .	108
Table 33.	Typical current consumption batch acquisition mode . . . . .	108
Table 34.	Typical and maximum current consumption in Sleep mode, regulator ON . . . . .	108
Table 35.	Typical and maximum current consumption in Stop mode, regulator ON . . . . .	109
Table 36.	Typical and maximum current consumption in Standby mode . . . . .	109
Table 37.	Typical and maximum current consumption in VBAT mode . . . . .	110
Table 38.	Peripheral current consumption in Run mode . . . . .	112
Table 39.	Peripheral current consumption in Stop, Standby and VBAT mode . . . . .	117
Table 40.	Low-power mode wakeup timings . . . . .	118
Table 41.	High-speed external user clock characteristics . . . . .	119
Table 42.	Low-speed external user clock characteristics . . . . .	120
Table 43.	4-48 MHz HSE oscillator characteristics . . . . .	121
Table 44.	Low-speed external user clock characteristics . . . . .	122



Table 45.	HSI48 oscillator characteristics . . . . .	123
Table 46.	HSI oscillator characteristics . . . . .	124
Table 47.	CSI oscillator characteristics . . . . .	124
Table 48.	LSI oscillator characteristics . . . . .	125
Table 49.	PLL characteristics (wide VCO frequency range) . . . . .	125
Table 50.	PLL characteristics (medium VCO frequency range) . . . . .	126
Table 51.	Flash memory characteristics . . . . .	127
Table 52.	Flash memory programming (single bank configuration nDBANK=1) . . . . .	128
Table 53.	Flash memory endurance and data retention . . . . .	128
Table 54.	EMS characteristics . . . . .	129
Table 55.	EMI characteristics . . . . .	130
Table 56.	ESD absolute maximum ratings . . . . .	130
Table 57.	Electrical sensitivities . . . . .	131
Table 58.	I/O current injection susceptibility . . . . .	131
Table 59.	I/O static characteristics . . . . .	132
Table 60.	Output voltage characteristics . . . . .	134
Table 61.	Output timing characteristics (HSLV OFF) . . . . .	135
Table 62.	Output timing characteristics (HSLV ON) . . . . .	137
Table 63.	NRST pin characteristics . . . . .	138
Table 64.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . .	141
Table 65.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings . . . . .	141
Table 66.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . .	142
Table 67.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings . . . . .	143
Table 68.	Asynchronous multiplexed PSRAM/NOR read timings . . . . .	144
Table 69.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . .	144
Table 70.	Asynchronous multiplexed PSRAM/NOR write timings . . . . .	145
Table 71.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . .	146
Table 72.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	148
Table 73.	Synchronous multiplexed PSRAM write timings . . . . .	150
Table 74.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	151
Table 75.	Synchronous non-multiplexed PSRAM write timings . . . . .	152
Table 76.	Switching characteristics for NAND Flash read cycles . . . . .	155
Table 77.	Switching characteristics for NAND Flash write cycles . . . . .	155
Table 78.	SDRAM read timings . . . . .	156
Table 79.	LPSDR SDRAM read timings . . . . .	157
Table 80.	SDRAM write timings . . . . .	158
Table 81.	LPSDR SDRAM write timings . . . . .	158
Table 82.	Quad-SPI characteristics in SDR mode . . . . .	159
Table 83.	Quad SPI characteristics in DDR mode . . . . .	160
Table 84.	Dynamics characteristics: Delay Block characteristics . . . . .	161
Table 85.	ADC characteristics . . . . .	161
Table 86.	ADC accuracy . . . . .	163
Table 87.	DAC characteristics . . . . .	167
Table 88.	DAC accuracy . . . . .	168
Table 89.	VREFBUF characteristics . . . . .	170
Table 90.	Temperature sensor characteristics . . . . .	171
Table 91.	Temperature sensor calibration values . . . . .	171
Table 92.	V <sub>BAT</sub> monitoring characteristics . . . . .	172
Table 93.	V <sub>BAT</sub> charging characteristics . . . . .	172
Table 94.	Voltage booster for analog switch characteristics . . . . .	172
Table 95.	COMP characteristics . . . . .	173
Table 96.	OPAMP characteristics . . . . .	174

Table 97.	DFSDM measured timing 1.62-3.6 V	177
Table 98.	DCMI characteristics	180
Table 99.	LTDC characteristics	181
Table 100.	TIMx characteristics	183
Table 101.	Minimum i2c_ker_ck frequency in all I2C modes	184
Table 102.	I2C analog filter characteristics	184
Table 103.	SPI dynamic characteristics	185
Table 104.	I <sup>2</sup> S dynamic characteristics	188
Table 105.	SAI characteristics	190
Table 106.	MDIO Slave timing parameters	191
Table 107.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	192
Table 108.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	193
Table 109.	USB OTG_FS electrical characteristics	195
Table 110.	Dynamic characteristics: USB ULPI	195
Table 111.	Dynamics characteristics: Ethernet MAC signals for SMI	196
Table 112.	Dynamics characteristics: Ethernet MAC signals for RMII	197
Table 113.	Dynamics characteristics: Ethernet MAC signals for MII	198
Table 114.	Dynamics characteristics: JTAG characteristics	199
Table 115.	Dynamics characteristics: SWD characteristics	199
Table 116.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data	202
Table 117.	TFBGA100, 8 x 8 x 0.8 mm thin fine-pitch ball grid array package mechanical data	205
Table 118.	TFBGA100 recommended PCB design rules (0.8 mm pitch BGA)	207
Table 119.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data	209
Table 120.	UFBGA169 - 169-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data	212
Table 121.	LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package mechanical data	214
Table 122.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package mechanical data	218
Table 123.	UFBGA176+25 - ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package mechanical data	221
Table 124.	UFBGA 176+25 recommended PCB design rules (0.65 mm pitch BGA)	222
Table 125.	TFBG - 240 +25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array mechanical data	225
Table 126.	TFBGA - 240+25ball recommended PCB design rules (0.8 mm pitch)	226
Table 127.	Thermal characteristics	227
Table 128.	STM32H753xl ordering information scheme	228
Table 129.	Document revision history	229

## List of figures

Figure 1.	STM32H753xI block diagram	17
Figure 2.	Power-up/power-down sequence	22
Figure 3.	STM32H753xI bus matrix	26
Figure 4.	LQFP100 pinout	49
Figure 5.	TFBGA100 pinout	50
Figure 6.	LQFP144 pinout	51
Figure 7.	UFBGA169 ballout	52
Figure 8.	LQFP176 pinout	53
Figure 9.	UFBGA176+25 ballout	54
Figure 10.	LQFP208 pinout	55
Figure 11.	TFBGA240+25 ballout	56
Figure 12.	Pin loading conditions	97
Figure 13.	Pin input voltage	97
Figure 14.	Power supply scheme	98
Figure 15.	Current consumption measurement scheme	99
Figure 16.	External capacitor $C_{EXT}$	102
Figure 17.	High-speed external clock source AC timing diagram	119
Figure 18.	Low-speed external clock source AC timing diagram	120
Figure 19.	Typical application with an 8 MHz crystal	122
Figure 20.	Typical application with a 32.768 kHz crystal	123
Figure 21.	VIL/VIH for all I/Os except BOOT0	133
Figure 22.	Recommended NRST pin protection	138
Figure 23.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	140
Figure 24.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	142
Figure 25.	Asynchronous multiplexed PSRAM/NOR read waveforms	143
Figure 26.	Asynchronous multiplexed PSRAM/NOR write waveforms	145
Figure 27.	Synchronous multiplexed NOR/PSRAM read timings	147
Figure 28.	Synchronous multiplexed PSRAM write timings	149
Figure 29.	Synchronous non-multiplexed NOR/PSRAM read timings	151
Figure 30.	Synchronous non-multiplexed PSRAM write timings	152
Figure 31.	NAND controller waveforms for read access	153
Figure 32.	NAND controller waveforms for write access	154
Figure 33.	NAND controller waveforms for common memory read access	154
Figure 34.	NAND controller waveforms for common memory write access	155
Figure 35.	SDRAM read access waveforms (CL = 1)	156
Figure 36.	SDRAM write access waveforms	157
Figure 37.	Quad-SPI timing diagram - SDR mode	160
Figure 38.	Quad-SPI timing diagram - DDR mode	160
Figure 39.	ADC accuracy characteristics (12-bit resolution)	164
Figure 40.	Typical connection diagram using the ADC	165
Figure 41.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )	166
Figure 42.	Power supply and reference decoupling ( $V_{REF+}$ connected to $V_{DDA}$ )	166
Figure 43.	12-bit buffered /non-buffered DAC	169
Figure 44.	Channel transceiver timing diagrams	179
Figure 45.	DCMI timing diagram	180
Figure 46.	LCD-TFT horizontal timing diagram	182
Figure 47.	LCD-TFT vertical timing diagram	182
Figure 48.	SPI timing diagram - slave mode and CPHA = 0	186

Figure 49.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup> . . . . .	187
Figure 50.	SPI timing diagram - master mode <sup>(1)</sup> . . . . .	187
Figure 51.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	189
Figure 52.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	189
Figure 53.	SAI master timing waveforms . . . . .	191
Figure 54.	SAI slave timing waveforms . . . . .	191
Figure 55.	MDIO Slave timing diagram . . . . .	192
Figure 56.	SDIO high-speed mode . . . . .	194
Figure 57.	SD default mode . . . . .	194
Figure 58.	DDR mode . . . . .	194
Figure 59.	ULPI timing diagram . . . . .	196
Figure 60.	Ethernet SMI timing diagram . . . . .	197
Figure 61.	Ethernet RMII timing diagram . . . . .	197
Figure 62.	Ethernet MII timing diagram . . . . .	198
Figure 63.	JTAG timing diagram . . . . .	200
Figure 64.	SWD timing diagram . . . . .	200
Figure 65.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline . . . . .	201
Figure 66.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint . . . . .	203
Figure 67.	LQFP100 marking example (package top view) . . . . .	204
Figure 68.	TFBGA100, 8 x 8 x 0.8 mm thin fine-pitch ball grid array package outline . . . . .	205
Figure 69.	TFBGA100, 8 x 8 x 0.8 mm thin fine-pitch ball grid array package recommended footprint . . . . .	206
Figure 70.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline . . . . .	208
Figure 71.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package recommended footprint . . . . .	210
Figure 72.	LQFP144 marking example (package top view) . . . . .	211
Figure 73.	UFBGA169 - 169-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline . . . . .	212
Figure 74.	LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package outline . . . . .	213
Figure 75.	LQFP176 - 176-pin, 24 x 24 mm low profile quad flat package recommended footprint . . . . .	215
Figure 76.	LQFP176 marking example (package top view) . . . . .	216
Figure 77.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package outline . . . . .	217
Figure 78.	LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package recommended footprint . . . . .	219
Figure 79.	LQFP208 marking example (package top view) . . . . .	220
Figure 80.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package outline . . . . .	221
Figure 81.	UFBGA176+25 - 201-ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package recommended footprint . . . . .	222
Figure 82.	UFBGA176+25 marking example (package top view) . . . . .	223
Figure 83.	TFBGA - 240+25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array package outline . . . . .	224
Figure 84.	TFBGA - 240+25 ball, 14x14 mm 0.8 mm pitch recommended footprint . . . . .	225
Figure 85.	TFBGA240+25 marking example (package top view) . . . . .	226

# 1 Introduction

This document provides information on STM32H53xI microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering information.

This document should be read in conjunction with the STM32H53xI reference manual (RM0433), available from the STMicroelectronics website [www.st.com](http://www.st.com).

For information on the Arm<sup>®(a)</sup> Cortex<sup>®</sup>-M7 core, please refer to the Cortex<sup>®</sup>-M7 Technical Reference Manual, available from the <http://www.arm.com> website.

The logo for Arm, consisting of the word "arm" in a bold, lowercase, sans-serif font.

---

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## 2 Description

STM32H753xl devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 400 MHz. The Cortex® -M7 core features a floating point unit (FPU) which supports Arm® double-precision (IEEE 754 compliant) and single-precision data-processing instructions and data types. STM32H753xl devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H753xl devices incorporate high-speed embedded memories with a dual-bank Flash memory up to 2 Mbytes, 1 Mbyte of RAM (including 192 Kbytes of TCM RAM, 864 Kbytes of user SRAM and 4 Kbytes of backup SRAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memory access.

All the devices offer three ADCs, two DACs, two ultra-low power comparators, a low-power RTC, a high-resolution timer, 12 general-purpose 16-bit timers, two PWM timers for motor control, five low-power timers, a true random number generator (RNG), and a cryptographic acceleration cell. The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

- Standard peripherals
  - Four I<sup>2</sup>Cs
  - Four USARTs, four UARTs and one LPUART
  - Six SPIs, three I<sup>2</sup>Ss in Half-duplex mode. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization.
  - Four SAI serial audio interfaces
  - One SPDIFRX interface
  - One SWPMI (Single Wire Protocol Master Interface)
  - Management Data Input/Output (MDIO) slaves
  - Two SDMMC interfaces
  - A USB OTG full-speed and a USB OTG high-speed interface with full-speed capability (with the ULPI)
  - One FDCAN plus one TT-CAN interface
  - An Ethernet interface
  - Chrom-ART Accelerator™
  - HDMI-CEC
- Advanced peripherals including
  - A flexible memory control (FMC) interface
  - A Quad-SPI Flash memory interface
  - A camera interface for CMOS sensors
  - An LCD-TFT display controller
  - A JPEG hardware compressor/decompressor

Refer to [Table 2: STM32H753xl features and peripheral counts](#) for the list of peripherals available on each part number.

STM32H753xI devices operate in the  $-40$  to  $+85$  °C temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see [Section 3.5.2: Power supply supervisor](#)) and connecting the PDR\_ON pin to  $V_{SS}$ . Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB (OTG\_FS and OTG\_HS) are available on all packages except LQFP100 to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H753xI devices are offered in 8 packages ranging from 100 pins to 240 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H753xI microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile applications, Internet of Things
- Wearable devices: smart watches.

[Figure 1](#) shows the general block diagram of the device family.

**Table 2. STM32H753xI features and peripheral counts**

Peripherals		STM32H753VI	STM32H753ZI	STM32H753AI	STM32H753II	STM32H753BI	STM32H753XI
Flash memory in Kbytes		2048					
SRAM in Kbytes	SRAM mapped onto AXI bus	512					
	SRAM1 (D2 domain)	128					
	SRAM2 (D2 domain)	128					
	SRAM3 (D2 domain)	32					
	SRAM4 (D3 domain)	64					
TCM RAM in Kbytes	ITCM RAM (instruction)	64					
	DTCM RAM (data)	128					
Backup SRAM (Kbytes)		4					
FMC		Yes					
Quad-SPI		Yes					
Ethernet		Yes					

**Table 2. STM32H753xl features and peripheral counts (continued)**

Peripherals		STM32H753VI	STM32H753ZI	STM32H753AI	STM32H753II	STM32H753BI	STM32H753XI
Timers	High-resolution	1					
	General-purpose	10					
	Advanced-control (PWM)	2					
	Basic	2					
	Low-power	5					
Random number generator		Yes					
Cryptographic accelerator		Yes					
Communication interfaces	SPI / I <sup>2</sup> S	6/3 <sup>(1)</sup>					
	I <sup>2</sup> C	4					
	USART/UART/LPUART	4/4 /1					
	SAI	4					
	SPDIFRX	4 inputs					
	SWPMI	Yes					
	MDIO	Yes					
	SDMMC	2					
	FDCAN/TT-CAN	1/1					
	USB OTG_FS	Yes					
	USB OTG_HS	Yes					
Ethernet and camera interface		Yes					
LCD-TFT		Yes					
JPEG Codec		Yes					
Chrom-ART Accelerator™ (DMA2D)		Yes					
GPIOs		82	114	131	140	168	
16-bit ADCs Number of channels		3					
		Up to 36					
12-bit DAC Number of channels		Yes					
		2					
Comparators		2					
Operational amplifiers		2					
DFSDM		Yes					
Maximum CPU frequency		400 MHz					
Operating voltage		1.71 to 3.6 V <sup>(2)</sup>		1.62 to 3.6 V <sup>(3)</sup>			




Table 2. STM32H753xl features and peripheral counts (continued)

Peripherals	STM32H753VI	STM32H753ZI	STM32H753AI	STM32H753II	STM32H753BI	STM32H753XI
Operating temperatures	Ambient temperatures: –40 up to +85 °C <sup>(4)</sup>					
	Junction temperature: –40 to + 125 °C					
Package	LQFP100 TFBGA100 <sup>(5)</sup>	LQFP144	UFBGA 169 <sup>(5)</sup>	LQFP176 UFBGA 176+25	LQFP208	TFBGA 240+25

1. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
2. Since the LQFP100 package does not feature the PDR\_ON pin (tied internally to V<sub>DD</sub>), the minimum V<sub>DD</sub> value for this package is 1.71 V.
3. V<sub>DD</sub>/V<sub>DDA</sub> can drop down to 1.62 V by using an external power supervisor (see [Section 3.5.2: Power supply supervisor](#)) and connecting PDR\_ON pin to V<sub>SS</sub>. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.
4. The product junction temperature must be kept within the –40 to +125 °C temperature range.
5. This package is under development. Please contact STMicroelectronics for details.

Figure 1. STM32H753xl block diagram



## 3 Functional overview

### 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M7 with FPU

The Arm<sup>®</sup> Cortex<sup>®</sup>-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex<sup>®</sup>-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard architecture with L1 caches (16 Kbytes of I-cache and 16 Kbytes of D-cache)
- 64-bit AXI interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The following memory interfaces are supported:

- Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency
- Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses
- AXI Bus interface to optimize Burst transfers
- Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

*Figure 1* shows the general block diagram of the STM32H753xI family.

*Note:* Cortex<sup>®</sup>-M7 with FPU core is binary compatible with the Cortex<sup>®</sup>-M4 core.

### 3.2 Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to 8 independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory.

When an unauthorized access is performed, a memory management exception is generated.

## 3.3 Memories

### 3.3.1 Embedded Flash memory

The STM32H753xl devices embed up to 2 Mbytes of Flash memory that can be used for storing programs and data.

The Flash memory is organized as 266-bit Flash words memory that can be used for storing both code and data constants. Each word consists of:

- One Flash word (8 words, 32 bytes or 256 bits)
- 10 ECC bits.

The Flash memory is divided into two independent banks. Each bank is organized as follows:

- A 1-Mbyte user Flash memory block containing eight user sectors of 128 Kbytes(4 K Flash words)
- 128 Kbytes of System Flash memory from which the device can boot
- 2 Kbytes (64 Flash words) of user option bytes for user configuration

### 3.3.2 Secure access mode

In addition to other typical memory protection mechanism (RDP, PCROP), STM32H753xl devices introduce the Secure access mode, a new enhanced security feature. This mode allows developing user-defined secure services by ensuring, on the one hand code and data protection and on the other hand code safe execution.

Two types of secure services are available:

- STMicroelectronics Root Secure Services:  
These services are embedded in System memory. They provide a secure solution for firmware and third-party modules installation. These services rely on cryptographic algorithms based on a device unique private key.
- User-defined secure services:  
These services are embedded in user Flash memory. Examples of user secure services are proprietary user firmware update solution, secure Flash integrity check or any other sensitive applications that require a high level of protection.  
The secure firmware is embedded in specific user Flash memory areas configured through option bytes.

Secure services are executed just after a reset and preempt all other applications to guarantee protected and safe execution. Once executed, the corresponding code and data are no more accessible.

The above secure services are available only for Cortex<sup>®</sup>-M7 core operating in Secure access mode. The other masters cannot access the option bytes involved in Secure access mode settings or the Flash secured areas.

### 3.3.3 Embedded SRAM

All devices feature:

- 512 Kbytes of AXI-SRAM mapped onto AXI bus on D1 domain.
- SRAM1 mapped on D2 domain: 128 Kbytes
- SRAM2 mapped on D2 domain: 128 Kbytes
- SRAM3 mapped on D2 domain: 32 Kbytes
- SRAM4 mapped on D3 domain: 64 Kbytes
- 4 Kbytes of backup SRAM

The content of this area is protected against possible unwanted write accesses, and is retained in Standby or V<sub>BAT</sub> mode.

- RAM mapped to TCM interface (ITCM and DTCM):

Both ITCM and DTCM RAMs are 0 wait state memories. either They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the CPU(AHBP):

- 64 Kbytes of ITCM-RAM (instruction RAM)

This RAM is connected to ITCM 64-bit interface designed for execution of critical real-times routines by the CPU.

- 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports)

The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex<sup>®</sup>-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs.

#### Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

- 7 ECC bits are added per 32-bit word.
- 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

## 3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT\_ADDx option bytes, allowing to program any boot memory address from 0x0000 0000 to 0x3FFF FFFF which includes:

- All Flash address space
- All RAM address space: ITCM, DTCM RAMs and SRAMs
- The System memory bootloader

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory through a serial interface (USART, I2C, SPI, USB-DFU). Refer to *STM32 microcontroller System memory Boot mode* application note (AN2606) for details.

## 3.5 Power supply management

### 3.5.1 Power supply scheme

STM32H53xl power supply voltages are the following:


- $V_{DD} = 1.62$  to  $3.6$  V: external power supply for I/Os, provided externally through  $V_{DD}$  pins.
- $V_{DDLDO} = 1.62$  to  $3.6$  V: supply voltage for the internal regulator supplying  $V_{CORE}$
- $V_{DDA} = 1.62$  to  $3.6$  V: external analog power supplies for ADC, DAC, COMP and OPAMP.
- $V_{DD33USB}$  and  $V_{DD50USB}$ :  
 $V_{DD50USB}$  can be supplied through the USB cable to generate the  $V_{DD33USB}$  via the USB internal regulator. This allows supporting a  $V_{DD}$  supply different from  $3.3$  V.  
 The USB regulator can be bypassed to supply directly  $V_{DD33USB}$  if  $V_{DD} = 3.3$  V.
- $V_{BAT} = 1.2$  to  $3.6$  V: power supply for the  $V_{SW}$  domain when  $V_{DD}$  is not present.
- $V_{CAP}$ :  $V_{CORE}$  supply voltage, which values depend on voltage scaling ( $0.7$  V,  $0.9$  V,  $1.0$  V,  $1.1$  V or  $1.2$  V). They are configured through VOS bits in PWR\_D3CR register. The  $V_{CORE}$  domain is split into the following power domains that can be independently switch off.
  - D1 domain containing some peripherals and the Cortex<sup>®</sup>-M7 core.
  - D2 domain containing a large part of the peripherals.
  - D3 domain containing some peripherals and the system control.

During power-up and power-down phases, the following power sequence requirements must be respected (see [Figure 2](#)):

- When  $V_{DD}$  is below  $1$  V, other power supplies ( $V_{DDA}$ ,  $V_{DD33USB}$ ,  $V_{DD50USB}$ ) must remain below  $V_{DD} + 300$  mV.
- When  $V_{DD}$  is above  $1$  V, all power supplies are independent.

During the power-down phase,  $V_{DD}$  can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below  $1$  mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.

Figure 2. Power-up/power-down sequence



1.  $V_{DDX}$  refers to any power supply among  $V_{DDA}$ ,  $V_{DD33USB}$ ,  $V_{DD50USB}$ .

### 3.5.2 Power supply supervisor

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry:

- Power-on reset (POR)
 

The POR supervisor monitors  $V_{DD}$  power supply and compares it to a fixed threshold. The devices remain in Reset mode when  $V_{DD}$  is below this threshold,
- Power-down reset (PDR)
 

The PDR supervisor monitors  $V_{DD}$  power supply. A reset is generated when  $V_{DD}$  drops below a fixed threshold.

The PDR supervisor can be enabled/disabled through PDR\_ON pin.
- Brownout reset (BOR)
 

The BOR supervisor monitors  $V_{DD}$  power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when  $V_{DD}$  drops below this threshold.

### 3.5.3 Voltage regulator

The same voltage regulator supplies the 3 power domains (D1, D2 and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through 5 power supply levels:

- Run mode (VOS1 to VOS3)
  - Scale 1: high performance
  - Scale 2: medium performance and consumption
  - Scale 3: optimized performance and low-power consumption
- Stop mode (SVOS3 to SVOS5)
  - Scale 3: peripheral with wakeup from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational
  - Scale 4 and 5 where the peripheral with wakeup from Stop mode is disabled  
The peripheral functionality is disabled but wakeup from Stop mode is possible through GPIO or asynchronous interrupt.

## 3.6 Low-power strategy

There are several ways to reduce power consumption on STM32H753xl:

- Decrease dynamic power consumption by slowing down the system clocks even in Run mode and individually clock gating the peripherals that are not used.
- Save power consumption when the CPU is idle, by selecting among the available low-power mode according to the user application needs. This allows achieving the best compromise between short startup time, low-power consumption, as well as available wakeup sources.

The devices feature several low-power modes:

- CSleep (CPU clock stopped)
- CStop (CPU sub-system clock stopped)
- DStop (Domain bus matrix clock stopped)
- Stop (System clock stopped)
- DStandby (Domain powered down)
- Standby (System powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex<sup>®</sup>-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally the system can enter Stop or Standby when all EXTI wakeup sources are cleared and the power domains are in DStop or DStandby mode.



Table 3. System vs domain low-power mode

System power mode	D1 domain power mode	D2 domain power mode	D3 domain power mode
Run	DRun/DStop/DStandby	DRun/DStop/DStandby	DRun
Stop	DStop/DStandby	DStop/DStandby	DStop
Standby	DStandby	DStandby	DStandby

## 3.7 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows to apply clock ratios to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), the system frequency can be changed without modifying the baudrate.

### 3.7.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

- Internal oscillators:
  - 64 MHz HSI clock
  - 48 MHz RC oscillator
  - 4 MHz CSI clock
  - 32 kHz LSI clock
- External oscillators:
  - 4-48 MHz HSE clock
  - 32.768 kHz LSE clock

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSI clock. The user application can then select the clock configuration.

### 3.7.2 System reset sources

Power-on reset initializes all registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

- Power-on reset (pwr\_por\_rst)
- Brownout reset
- Low level on NRST pin (external reset)
- Window watchdog
- Independent watchdog
- Software reset
- Low-power mode security reset
- Exit from Standby

### 3.8 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

After reset, all GPIOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPIOs register reset values in the device reference manual).

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

### 3.9 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow interconnecting bus masters with bus slaves (see [Figure 3](#)).