

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# life.augmented


# STM32L052x6 STM32L052x8

# Ultra-low-power 32-bit MCU ARM®-based Cortex®-M0+, up to 64 KB Flash memory, 8 KB SRAM, 2 KB EEPROM, USB, ADC, DAC

Datasheet - production data

#### **Features**

- Ultra-low-power platform
  - 1.65 V to 3.6 V power supply
  - -40 to 125 °C temperature range
  - 0.27 μA Standby mode (2 wakeup pins)
  - 0.4 µA Stop mode (16 wakeup lines)
  - 0.8 µA Stop mode + RTC + 8 KB RAM retention
  - 88 μA/MHz in Run mode
  - 3.5 µs wakeup time (from RAM)
  - 5 μs wakeup time (from Flash memory)
- Core: ARM® 32-bit Cortex®-M0+ with MPU
  - From 32 kHz up to 32 MHz max.
  - 0.95 DMIPS/MHz
- · Reset and supply management
  - Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
  - Ultra-low-power POR/PDR
  - Programmable voltage detector (PVD)
- Clock sources
  - 1 to 25 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - High speed internal 16 MHz factory-trimmed RC (+/- 1%)
  - Internal low-power 37 kHz RC
  - Internal multispeed low-power 65 kHz to 4.2 MHz RC
  - Internal self calibration of 48 MHz RC for USB
  - PLL for CPU clock
- · Pre-programmed bootloader
  - USART, SPI supported
- Development support
  - Serial wire debug supported
- Up to 51 fast I/Os (45 I/Os 5V tolerant)
- Memories
  - Up to 64 KB Flash memory with ECC
  - 8KB RAM
  - 2 KB of data EEPROM with ECC
  - 20-byte backup register
  - Sector protection against R/W operation



- Rich Analog peripherals
  - 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V)
  - 12-bit 1 channel DAC with output buffers (down to 1.8 V)
  - 2x ultra-low-power comparators (window mode and wake up capability, down to 1.65 V)
- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, DAC, Timers
- 8x peripheral communication interfaces
  - 1x USB 2.0 crystal-less, battery charging detection and LPM
  - 2x USART (ISO 7816, IrDA), 1x UART (low power)
  - Up to 4x SPI 16 Mbits/s
  - 2x I2C (SMBus/PMBus)
- 9x timers: 1x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 1x 16-bit basic for DAC, and 2x watchdogs (independent/window)
- · CRC calculation unit, 96-bit unique ID
- · True RNG and firewall protection
- All packages are ECOPACK<sup>®</sup>2

Table 1. Device summary

| Reference   | Part number   |
|-------------|---|
| STM32L052x6 | STM32L052C6,<br>STM32L052K6,<br>STM32L052R6,<br>STM32L052T6 |
| STM32L052x8 | STM32L052C8,<br>STM32L052K8,<br>STM32L052R8,<br>STM32L052T8 |

# **Contents**

| 1 | Intro | duction  |
|---|-------|--|
| 2 | Desc  | cription   |
|   | 2.1   | Device overview  |
|   | 2.2   | Ultra-low-power device continuum                         |
| 3 | Fund  | etional overview   |
|   | 3.1   | Low-power modes  |
|   | 3.2   | Interconnect matrix                                      |
|   | 3.3   | ARM® Cortex®-M0+ core with MPU                           |
|   | 3.4   | Reset and supply management                              |
|   |       | 3.4.1 Power supply schemes                               |
|   |       | 3.4.2 Power supply supervisor                            |
|   |       | 3.4.3 Voltage regulator                                  |
|   | 3.5   | Clock management   |
|   | 3.6   | Low-power real-time clock and backup registers           |
|   | 3.7   | General-purpose inputs/outputs (GPIOs)                   |
|   | 3.8   | Memories   |
|   | 3.9   | Boot modes 28  |
|   | 3.10  | Direct memory access (DMA)                               |
|   | 3.11  | Analog-to-digital converter (ADC)                        |
|   | 3.12  | Temperature sensor                                       |
|   |       | 3.12.1 Internal voltage reference (V <sub>REFINT</sub> ) |
|   | 3.13  | Digital-to-analog converter (DAC)                        |
|   | 3.14  | Ultra-low-power comparators and reference voltage        |
|   | 3.15  | System configuration controller                          |
|   | 3.16  | Touch sensing controller (TSC)                           |
|   | 3.17  | Timers and watchdogs                                     |
|   |       | 3.17.1 General-purpose timers (TIM2, TIM21 and TIM22)    |
|   |       | 3.17.2 Low-power Timer (LPTIM)                           |
|   |       | 3.17.3 Basic timer (TIM6)                                |
|   |       | 3.17.4 SysTick timer                                     |
|   |       |  |



|   |            | 3.17.5              | Independent watchdog (IWDG)                                       | . 34 |
|---|------------|---------------------|---|------|
|   |            | 3.17.6              | Window watchdog (WWDG)  | . 34 |
|   | 3.18       | Comm                | unication interfaces  | . 34 |
|   |            | 3.18.1              | I2C bus   | . 34 |
|   |            | 3.18.2              | Universal synchronous/asynchronous receiver transmitter (USART) . | . 35 |
|   |            | 3.18.3              | Low-power universal asynchronous receiver transmitter (LPUART)    | . 36 |
|   |            | 3.18.4              | Serial peripheral interface (SPI)/Inter-integrated sound (I2S)    | . 36 |
|   |            | 3.18.5              | Universal serial bus (USB)  | . 37 |
|   | 3.19       | Clock r             | recovery system (CRS)   | . 37 |
|   | 3.20       | Cyclic              | redundancy check (CRC) calculation unit                           | . 37 |
|   | 3.21       |                     | wire debug port (SW-DP)   |      |
|   |            |                     |   |      |
| 4 | Pin d      | lescript            | ions  | . 38 |
| _ | <b>N</b> A |                     |   |      |
| 5 | wem        | ory ma <sub>l</sub> | pping   | . 52 |
| 6 | Elect      | trical ch           | naracteristics  | . 53 |
|   | 6.1        | Param               | eter conditions   | . 53 |
|   |            | 6.1.1               | Minimum and maximum values  | . 53 |
|   |            | 6.1.2               | Typical values  | . 53 |
|   |            | 6.1.3               | Typical curves  | . 53 |
|   |            | 6.1.4               | Loading capacitor   | . 53 |
|   |            | 6.1.5               | Pin input voltage   | . 53 |
|   |            | 6.1.6               | Power supply scheme   | . 54 |
|   |            | 6.1.7               | Current consumption measurement                                   | . 54 |
|   | 6.2        | Absolu              | te maximum ratings  | . 55 |
|   | 6.3        | Operat              | ing conditions  | . 57 |
|   |            | 6.3.1               | General operating conditions                                      | . 57 |
|   |            | 6.3.2               | Embedded reset and power control block characteristics            | . 59 |
|   |            | 6.3.3               | Embedded internal reference voltage                               | . 60 |
|   |            | 6.3.4               | Supply current characteristics                                    | . 61 |
|   |            | 6.3.5               | Wakeup time from low-power mode                                   | . 72 |
|   |            | 6.3.6               | External clock source characteristics                             | . 74 |
|   |            | 6.3.7               | Internal clock source characteristics                             | . 78 |
|   |            | 6.3.8               | PLL characteristics   | . 81 |
|   |            | 6.3.9               | Memory characteristics  | . 82 |
|   |            | 6.3.10              | EMC characteristics   | . 83 |
|   |            |                     |   |      |



|   |      | 6.3.11    | Electrical sensitivity characteristics85 |
|---|------|-----------|--|
|   |      | 6.3.12    | I/O current injection characteristics86  |
|   |      | 6.3.13    | I/O port characteristics                 |
|   |      | 6.3.14    | NRST pin characteristics                 |
|   |      | 6.3.15    | 12-bit ADC characteristics               |
|   |      | 6.3.16    | DAC electrical characteristics98         |
|   |      | 6.3.17    | Temperature sensor characteristics       |
|   |      | 6.3.18    | Comparators                              |
|   |      | 6.3.19    | Timer characteristics                    |
|   |      | 6.3.20    | Communications interfaces                |
| 7 | Pack | cage info | ormation                                 |
|   | 7.1  | LQFP6     | 34 package information                   |
|   | 7.2  | TFBGA     | A64 package information118               |
|   | 7.3  | LQFP4     | 8 package information                    |
|   | 7.4  | Standa    | rd WLCSP36 package information           |
|   | 7.5  | Thin W    | /LCSP36 package information              |
|   | 7.6  | LQFP3     | 32 package information                   |
|   | 7.7  | UFQFF     | PN32 package information                 |
|   | 7.8  | Therma    | al characteristics                       |
|   |      | 7.8.1     | Reference document                       |
| 8 | Part | number    | ring 137                                 |
| 9 | Revi | sion his  | story                                    |



# List of tables

| Table 1.  | Device summary  | 1  |
|-----------|---|----|
| Table 2.  | Ultra-low-power STM32L052x6/x8 device features and peripheral counts          |    |
| Table 3.  | Functionalities depending on the operating power supply range                 |    |
| Table 4.  | CPU frequency range depending on dynamic voltage scaling                      |    |
| Table 5.  | Functionalities depending on the working mode                                 |    |
| . 45.5 5. | (from Run/active down to standby)   | 19 |
| Table 6.  | STM32L0xx peripherals interconnect matrix                                     |    |
| Table 7.  | Temperature sensor calibration values   |    |
| Table 8.  | Internal voltage reference measured values                                    |    |
| Table 9.  | Capacitive sensing GPIOs available on STM32L052x6/8 devices                   |    |
| Table 10. | Timer feature comparison  |    |
| Table 11. | Comparison of I2C analog and digital filters                                  |    |
| Table 12. | STM32L052x6/8 I <sup>2</sup> C implementation                                 |    |
| Table 13. | USART implementation  |    |
| Table 14. | SPI/I2S implementation  |    |
| Table 15. | Legend/abbreviations used in the pinout table                                 |    |
| Table 16. | STM32L052x6/8 pin definitions   |    |
| Table 17. | Alternate function port A   |    |
| Table 18. | Alternate function port B   |    |
| Table 19. | Alternate function port C   |    |
| Table 20. | Alternate function port D   |    |
| Table 21. | Alternate function port H   |    |
| Table 22. | Voltage characteristics   |    |
| Table 23. | Current characteristics   |    |
| Table 24. | Thermal characteristics   |    |
| Table 25. | General operating conditions  |    |
| Table 26. | Embedded reset and power control block characteristics                        |    |
| Table 27. | Embedded internal reference voltage calibration values                        |    |
| Table 27. | Embedded internal reference voltage   |    |
| Table 29. | Current consumption in Run mode, code with data processing running from Flash |    |
| Table 29. | Current consumption in Run mode vs code type,                                 | 02 |
| Table 50. | code with data processing running from Flash                                  | 62 |
| Table 31. | Current consumption in Run mode, code with data processing running from RAM   |    |
| Table 31. | Current consumption in Run mode vs code type,                                 | 04 |
| Table 32. | code with data processing running from RAM                                    | 64 |
| Table 33. | Current consumption in Sleep mode   |    |
| Table 33. | Current consumption in Low-power run mode                                     |    |
| Table 34. |   |    |
| Table 35. | Current consumption in Low-power sleep mode                                   |    |
|           | Typical and maximum current consumptions in Stop mode                         |    |
| Table 37. | Typical and maximum current consumptions in Standby mode                      |    |
| Table 38. | Average current consumption during Wakeup                                     |    |
| Table 39. | Peripheral current consumption in Run or Sleep mode                           |    |
| Table 40. | Peripheral current consumption in Stop and Standby mode                       |    |
| Table 41. | Low-power mode wakeup timings   | /2 |
| Table 42. | High-speed external user clock characteristics.                               |    |
| Table 43. | Low-speed external user clock characteristics                                 |    |
| Table 44. | HSE oscillator characteristics  |    |
| Table 45. | LSE oscillator characteristics  | 17 |



| Table 46. | 16 MHz HSI16 oscillator characteristics                                 |     |
|-----------|---|-----|
| Table 47. | HSI48 oscillator characteristics  | 79  |
| Table 48. | LSI oscillator characteristics  | 79  |
| Table 49. | MSI oscillator characteristics  | 79  |
| Table 50. | PLL characteristics   |     |
| Table 51. | RAM and hardware registers  | 82  |
| Table 52. | Flash memory and data EEPROM characteristics                            |     |
| Table 53. | Flash memory and data EEPROM endurance and retention                    | 82  |
| Table 54. | EMS characteristics   | 83  |
| Table 55. | EMI characteristics   | 84  |
| Table 56. | ESD absolute maximum ratings  | 85  |
| Table 57. | Electrical sensitivities  | 85  |
| Table 58. | I/O current injection susceptibility                                    | 86  |
| Table 59. | I/O static characteristics  | 87  |
| Table 60. | Output voltage characteristics  | 89  |
| Table 61. | I/O AC characteristics  | 90  |
| Table 62. | NRST pin characteristics  | 91  |
| Table 63. | ADC characteristics   | 92  |
| Table 64. | R <sub>AIN</sub> max for f <sub>ADC</sub> = 16 MHz                      | 94  |
| Table 65. | ADC accuracy  | 94  |
| Table 66. | DAC characteristics   | 98  |
| Table 67. | Temperature sensor calibration values                                   | 101 |
| Table 68. | Temperature sensor characteristics                                      | 101 |
| Table 69. | Comparator 1 characteristics  | 101 |
| Table 70. | Comparator 2 characteristics  | 102 |
| Table 71. | TIMx characteristics  | 103 |
| Table 72. | I2C analog filter characteristics                                       | 104 |
| Table 73. | USART/LPUART characteristics  | 104 |
| Table 74. | SPI characteristics in voltage Range 1                                  |     |
| Table 75. | SPI characteristics in voltage Range 2                                  |     |
| Table 76. | SPI characteristics in voltage Range 3                                  |     |
| Table 77. | I2S characteristics   |     |
| Table 78. | USB startup time  |     |
| Table 79. | USB DC electrical characteristics                                       |     |
| Table 80. | USB: full speed electrical characteristics                              | 113 |
| Table 81. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat                       |     |
|           | package mechanical data   |     |
| Table 82. | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball |     |
|           | grid array package mechanical data                                      |     |
| Table 83. | TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)                 |     |
| Table 84. | LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data | 122 |
| Table 85. | Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  |     |
|           | mechanical data   |     |
| Table 86. | Standard WLCSP36 recommended PCB design rules                           | 125 |
| Table 87. | Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale      |     |
|           | package mechanical data   |     |
| Table 88. | WLCSP36 recommended PCB design rules                                    |     |
| Table 89. | LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data | 130 |
| Table 90. | UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat |     |
|           | package mechanical data   |     |
| Table 91. | Thermal characteristics   |     |
| Table 92  | STM32L052x6/8 ordering information scheme                               | 137 |



| STM32L05  | 2x6 STM32L052x8           | List of tables |
|-----------|---------------------------|----------------|
|           |                           |                |
| Table 93. | Document revision history |                |



# List of figures

| Figure 1.  | STM32L052x6/8 block diagram   | 14  |
|------------|---|-----|
| Figure 2.  | Clock tree  |     |
| Figure 3.  | STM32L052x6/8 LQFP64 pinout - 10 x 10 mm  | 38  |
| Figure 4.  | STM32L052x6/8 TFBGA64 ballout - 5x 5 mm   | 39  |
| Figure 5.  | STM32L052x6/8 LQFP48 pinout - 7 x 7 mm  |     |
| Figure 6.  | STM32L052x6/8 WLCSP36 ballout   |     |
| Figure 7.  | STM32L052x6/8 LQFP32 pinout   |     |
| Figure 8.  | STM32L052x6/8 UFQFPN32 pinout   |     |
| Figure 9.  | Memory map  |     |
| Figure 10. | Pin loading conditions  |     |
| Figure 11. | Pin input voltage   |     |
| Figure 12. | Power supply scheme   |     |
| Figure 13. | Current consumption measurement scheme  |     |
| Figure 14. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from                 |     |
|            | Flash memory, Range 2, HSE, 1WS   | 63  |
| Figure 15. | IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from                 |     |
|            | Flash memory, Range 2, HSI16, 1WS   | 63  |
| Figure 16. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Low-power run mode, code running       |     |
|            | from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS                                | 67  |
| Figure 17. | IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled             |     |
| 900        | and running on LSE Low drive  | 68  |
| Figure 18. | IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,            |     |
| 900        | all clocks OFF  | 68  |
| Figure 19. | High-speed external clock source AC timing diagram                              |     |
| Figure 20. | Low-speed external clock source AC timing diagram                               |     |
| Figure 21. | HSE oscillator circuit diagram  |     |
| Figure 22. | Typical application with a 32.768 kHz crystal                                   |     |
| Figure 23. | HSI16 minimum and maximum value versus temperature                              |     |
| Figure 24. | VIH/VIL versus VDD (CMOS I/Os)  |     |
| Figure 25. | VIH/VIL versus VDD (TTL I/Os)   |     |
| Figure 26. | I/O AC characteristics definition   |     |
| Figure 27. | Recommended NRST pin protection   |     |
| Figure 28. | ADC accuracy characteristics  |     |
| Figure 29. | Typical connection diagram using the ADC  |     |
| Figure 30. | Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ ) |     |
| Figure 31. | Power supply and reference decoupling ( $V_{REF+}$ connected to $V_{DDA}$ )     |     |
| Figure 32. | 12-bit buffered/non-buffered DAC  |     |
| Figure 33. | SPI timing diagram - slave mode and CPHA = 0                                    |     |
| Figure 34. | SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>                     | 108 |
| Figure 35. | SPI timing diagram - master mode <sup>(1)</sup>                                 | 109 |
| Figure 36. | I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>         | 111 |
| Figure 37. | I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>        | 111 |
| Figure 38. | USB timings: definition of data signal rise and fall time                       | 112 |
| Figure 39. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline               |     |
| Figure 40. | LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint         |     |
| Figure 41. | LQFP64 marking example (package top view)                                       |     |
| Figure 42. | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball          |     |
| ga. o -12. | grid array nackage outline  | 118 |



| Figure 43.     | TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball |     |
|----------------|---|-----|
|                | ,grid array recommended footprint                                       |     |
| Figure 44.     | TFBGA64 marking example (package top view)                              | 120 |
| Figure 45.     | LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline         | 121 |
| Figure 46.     | LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint   | 122 |
| Figure 47.     | LQFP48 marking example (package top view)                               |     |
| Figure 48.     | Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  |     |
| Ü              | package outline   | 124 |
| Figure 49.     | Standard WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale  |     |
| Ü              | recommended footprint   | 125 |
| Figure 50.     | Standard WLCSP36 marking example (package top view)                     |     |
| Figure 51.     | Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale      |     |
| 3              | package outline   | 127 |
| Figure 52.     | Thin WLCSP36 - 2.61 x 2.88 mm, 0.4 mm pitch wafer level chip scale      |     |
| 3              | package recommended footprint   | 128 |
| Figure 53.     | LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline         |     |
| Figure 54.     | LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint   |     |
| Figure 55.     | LQFP32 marking example (package top view)                               |     |
| Figure 56.     | UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat |     |
|                | package outline   | 132 |
| Figure 57.     | UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat |     |
| . igai o o i . | recommended footprint   | 133 |
| Figure 58.     | UFQFPN32 marking example (package top view)                             |     |
| Figure 59      | Thermal resistance  | 136 |



## 1 Introduction

The ultra-low-power STM32L052x6/8 are offered in 7 different package types: from 32 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L052x6/8 microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- · Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L052x6/8 datasheet should be read in conjunction with the STM32L0x2xx reference manual (RM0376).

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ core please refer to the Cortex<sup>®</sup>-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.

57/

# 2 Description

The ultra-low-power STM32L052x6/8 microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L052x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L052x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, one DAC, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L052x6/8 devices embed standard and advanced communication interfaces: up to two I2C, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L052x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L052x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.







# 2.1 Device overview

Table 2. Ultra-low-power STM32L052x6/x8 device features and peripheral counts

| Peripheral                         |                     | STM32L0<br>52T6  | STM32<br>L052K6        | STM32<br>L052C6        | STM32<br>L052R6        | STM32L<br>052T8 | STM32<br>L052K8   | STM32<br>L052C8 | STM32<br>L052R8        |
|------------------------------------|---------------------|--|------------------------|------------------------|------------------------|-----------------|-------------------|-----------------|------------------------|
| Flash (Kbytes)                     |                     |  | 32                     |                        |                        |                 | 6                 | 4               |                        |
| Data EEPRO                         | M (Kbytes)          |  | 2                      |                        |                        |                 | 4                 | 2               |                        |
| RAM (Kbyte                         | s)                  |  | 8                      |                        |                        |                 | 3                 | 3               |                        |
|                                    | General-<br>purpose | 3  |                        |                        |                        | 3               |                   |                 |                        |
| Timers                             | Basic               |  | 1                      |                        |                        |                 | 1                 | 1               |                        |
|                                    | LPTIMER             |  | 1                      |                        |                        |                 | 1                 | I               |                        |
|                                    | TICK/IWDG/<br>VDG   | 1/1/1/1  |                        |                        |                        |                 | 1/1/              | /1/1            |                        |
|                                    | SPI/I2S             | 3(2) <sup>(1)</sup> /0   | 3(2) <sup>(1)</sup> /0 | 4(2) <sup>(1)</sup> /1 | 3(2) <sup>(1)</sup> /0 | 3(2)            | <sup>(1)</sup> /0 | 4(2)            | <sup>(1)</sup> /1      |
|                                    | I <sup>2</sup> C    | 2  | 1                      |                        | 2                      | 2               | 1                 | 2               | 2                      |
| Communic ation                     | USART               | 2  |                        |                        | 2                      |                 |                   |                 |                        |
| interfaces                         | LPUART              | 1  | 0                      |                        | 1                      | 1               | 0                 | 1               |                        |
|                                    | USB/<br>(VDD_USB)   | 1/(0)  |                        | 1/(1)                  |                        | 1/(0)           |                   | 1/(1)           |                        |
| GPIOs                              |                     | 29   | 27 <sup>(2)</sup>      | 37                     | 51 <sup>(3)</sup>      | 29              | 27 <sup>(2)</sup> | 37              | 51 <sup>(3)</sup>      |
| Clocks:<br>HSE/LSE/HS              | SI/MSI/LSI          | 0/1/1/1/1  | 0/1/1/1/1              | 1/1/1/1/1              | 1/1/1/1/1              | 0/1/1/1/1       | 0/1/1/1/1         | 1/1/1/1/1       | 1/1/1/1/1              |
| 12-bit synch<br>ADC<br>Number of c |                     | 1<br>10  | 1<br>10                | 1<br>10                | 1<br>16 <sup>(3)</sup> | 1<br>10         | 1<br>10           | 1<br>10         | 1<br>16 <sup>(3)</sup> |
| 12-bit DAC<br>Number of c          | hannels             | 1 1 1 1 1  |                        |                        |                        |                 |                   |                 |                        |
| Comparators                        |                     | 2  |                        |                        |                        |                 |                   |                 |                        |
| Capacitive sensing channels        |                     | 14 17 24 <sup>(3)</sup>  |                        |                        | 24 <sup>(3)</sup>      | 1               | 4                 | 17              | 24 <sup>(3)</sup>      |
| Max. CPU frequency                 |                     |  |                        |                        | 32 N                   | 1Hz             |                   |                 |                        |
| Operating v                        | oltage              | 1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option |                        |                        |                        |                 |                   |                 |                        |



Table 2. Ultra-low-power STM32L052x6/x8 device features and peripheral counts (continued)

| Peripheral             | STM32L0     | STM32                   | STM32  | STM32                  | STM32L      | STM32                   | STM32  | STM32                 |
|------------------------|-------------|-------------------------|--------|------------------------|-------------|-------------------------|--------|-----------------------|
| Peripheral             | 52T6        | L052K6                  | L052C6 | L052R6                 | 052T8       | L052K8                  | L052C8 | L052R8                |
| Operating temperatures |             |                         |        | temperatu<br>temperatu |             |                         |        |                       |
| Packages               | WLCSP<br>36 | LQFP32,<br>UFQFPN<br>32 | LQFP48 | LQFP64<br>TFBGA<br>64  | WLCSP<br>36 | LQFP32,<br>UFQFPN<br>32 | LQFP48 | LQFP64<br>TFBGA<br>64 |

<sup>1. 2</sup> SPI interfaces are USARTs operating in SPI master mode.

<sup>2.</sup> LQFP32 has two GPIOs, less than UFQFPN32 (27).

<sup>3.</sup> TFBGA64 has one GPIO, one ADC input and one capacitive sensing channel less than LQFP64.




Figure 1. STM32L052x6/8 block diagram



# 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM® Cortex®-M4, including ARM® Cortex®-M3 and ARM® Cortex®-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



### 3 Functional overview

## 3.1 Low-power modes

The ultra-low-power STM32L052x6/8 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

#### • Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

#### Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.

16/144 DocID025936 Rev 7



#### Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5  $\mu$ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

#### Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC\_CSR register).

The device exits Standby mode in  $60 \mu s$  when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.



Table 3. Functionalities depending on the operating power supply range

|  | Functionalities depending on the operating power supply range |                                     |                            |                           |  |  |  |
|--|---|-------------------------------------|----------------------------|---------------------------|--|--|--|
| Operating power supply range                   | DAC and ADC operation   | Dynamic<br>voltage scaling<br>range | I/O operation              | USB                       |  |  |  |
| V <sub>DD</sub> = 1.65 to 1.71 V               | ADC only,<br>conversion time<br>up to 570 ksps                | Range 2 or range 3                  | Degraded speed performance | Not functional            |  |  |  |
| V <sub>DD</sub> = 1.71 to 1.8 V <sup>(1)</sup> | ADC only,<br>conversion time<br>up to 1.14 Msps               | Range 1, range 2<br>or range 3      | Degraded speed performance | Functional <sup>(2)</sup> |  |  |  |
| $V_{DD}$ = 1.8 to 2.0 $V^{(1)}$                | Conversion time up to 1.14 Msps                               | Range1, range 2<br>or range 3       | Degraded speed performance | Functional <sup>(2)</sup> |  |  |  |
| V <sub>DD</sub> = 2.0 to 2.4 V                 | Conversion time<br>up to<br>1.14 Msps                         | Range 1, range 2<br>or range 3      | Full speed operation       | Functional <sup>(2)</sup> |  |  |  |
| V <sub>DD</sub> = 2.4 to 3.6 V                 | Conversion time<br>up to<br>1.14 Msps                         | Range 1, range 2<br>or range 3      | Full speed operation       | Functional <sup>(2)</sup> |  |  |  |

<sup>1.</sup> CPU frequency changes from initial to final must respect "fcpu initial <4\*fcpu final". It must also respect 5  $\mu s$  delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5  $\mu s$ , then switch from 16 MHz to 32 MHz.

Table 4. CPU frequency range depending on dynamic voltage scaling

| CPU frequency range                              | Dynamic voltage scaling range |
|--|-------------------------------|
| 16 MHz to 32 MHz (1ws)<br>32 kHz to 16 MHz (0ws) | Range 1                       |
| 8 MHz to 16 MHz (1ws)<br>32 kHz to 8 MHz (0ws)   | Range 2                       |
| 32 kHz to 4.2 MHz (0ws)                          | Range 3                       |

18/144 DocID025936 Rev 7

<sup>2.</sup> To be USB compliant from the I/O voltage standpoint, the minimum  $\rm V_{\rm DD\_USB}$  is 3.0 V.

Table 5. Functionalities depending on the working mode (from Run/active down to standby) <sup>(1)</sup>

|   |            |       | Low-         | Low-           | Stop             |                      | Standby |                   |
|---|------------|-------|--------------|----------------|------------------|----------------------|---------|-------------------|
| IPs                                       | Run/Active | Sleep | power<br>run | power<br>sleep |                  | Wakeup<br>capability |         | Wakeup capability |
| CPU                                       | Y          |       | Y            |                |                  |                      |         |                   |
| Flash memory                              | 0          | 0     | 0            | 0              |                  |                      | ı       |                   |
| RAM                                       | Y          | Υ     | Υ            | Υ              | Υ                |                      | I       |                   |
| Backup registers                          | Y          | Y     | Y            | Y              | Υ                |                      | Υ       |                   |
| EEPROM                                    | 0          | 0     | 0            | 0              |                  |                      | I       |                   |
| Brown-out reset (BOR)                     | 0          | 0     | 0            | 0              | 0                | 0                    | 0       | 0                 |
| DMA                                       | 0          | 0     | 0            | 0              |                  |                      |         |                   |
| Programmable<br>Voltage Detector<br>(PVD) | 0          | 0     | 0            | 0              | 0                | 0                    | -       |                   |
| Power-on/down reset (POR/PDR)             | Y          | Y     | Y            | Y              | Υ                | Y                    | Y       | Y                 |
| High Speed<br>Internal (HSI)              | 0          | 0     |              |                | (2)              |                      |         |                   |
| High Speed<br>External (HSE)              | 0          | 0     | 0            | 0              |                  |                      |         |                   |
| Low Speed Internal (LSI)                  | 0          | 0     | 0            | 0              | 0                |                      | 0       |                   |
| Low Speed<br>External (LSE)               | 0          | 0     | 0            | 0              | 0                |                      | 0       |                   |
| Multi-Speed<br>Internal (MSI)             | 0          | 0     | Y            | Y              |                  |                      |         |                   |
| Inter-Connect<br>Controller               | Y          | Y     | Y            | Y              | Υ                |                      | ı       |                   |
| RTC                                       | 0          | 0     | 0            | 0              | 0                | 0                    | 0       |                   |
| RTC Tamper                                | 0          | 0     | 0            | 0              | 0                | 0                    | 0       | 0                 |
| Auto WakeUp<br>(AWU)                      | 0          | 0     | 0            | 0              | 0                | 0                    | 0       | 0                 |
| USB                                       | 0          | 0     |              |                |                  | 0                    | I       |                   |
| USART                                     | 0          | 0     | 0            | 0              | O <sup>(3)</sup> | 0                    | I       |                   |
| LPUART                                    | 0          | 0     | 0            | 0              | O <sup>(3)</sup> | 0                    | -       |                   |
| SPI                                       | 0          | 0     | 0            | 0              |                  |                      | 1       |                   |
| I2C                                       | 0          | 0     | 0            | 0              | O <sup>(4)</sup> | 0                    | I       |                   |
| ADC                                       | 0          | 0     |              |                |                  |                      | ı       |                   |
| DAC                                       | 0          | 0     | 0            | 0              | 0                |                      | ı       |                   |



Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)<sup>(1)</sup>

| IPs   | Run/Active | Sleep  | Low-            | Low-              | Stop                                      |                                    | Standby                                      |                      |
|---|------------|--|-----------------|-------------------|---|------------------------------------|--|----------------------|
|   |            |  | power<br>run    | power<br>sleep    |   | Wakeup<br>capability               |  | Wakeup<br>capability |
| Temperature sensor                              | 0          | 0  | 0               | 0                 | 0   |                                    |  |                      |
| Comparators                                     | 0          | 0  | 0               | 0                 | 0   | 0                                  |  |                      |
| 16-bit timers                                   | 0          | 0  | 0               | 0                 |   |                                    |  |                      |
| LPTIMER   | 0          | 0  | 0               | 0                 | 0   | 0                                  |  |                      |
| IWDG  | 0          | 0  | 0               | 0                 | 0   | 0                                  | 0  | 0                    |
| WWDG  | 0          | 0  | 0               | 0                 |   |                                    |  |                      |
| Touch sensing controller (TSC)                  | 0          | 0  |                 |                   |   |                                    |  |                      |
| SysTick Timer                                   | 0          | 0  | 0               | 0                 |   |                                    |  |                      |
| GPIOs   | 0          | 0  | 0               | 0                 | 0   | 0                                  |  | 2 pins               |
| Wakeup time to Run mode                         | 0 µs       | 0.36 µs  | 3 µs            | 32 µs             | 3.5 µs                                    |                                    | 50 µs  |                      |
| Consumption V <sub>DD</sub> =1.8 to 3.6 V (Typ) |            | Down to<br>37 μΑ/ΜΗz<br>(from Flash<br>memory) | Down to<br>8 μA | Down to<br>4.5 µA | 0.4 μA (No<br>RTC) V <sub>DD</sub> =1.8 V |                                    | 0.28 μA (No<br>RTC) V <sub>DD</sub> =1.8 V   |                      |
|   |            |  |                 |                   | 0.8 µA (with RTC) V <sub>DD</sub> =1.8 V  |                                    | 0.65 μA (with RTC) V <sub>DD</sub> =1.8 V    |                      |
|   |            |  |                 |                   | 0.4 μA (No<br>RTC) V <sub>DD</sub> =3.0 V |                                    | 0.29 μA (No<br>RTC) V <sub>DD</sub> =3.0 V   |                      |
|   |            |  |                 |                   |   | (with RTC)<br><sub>DD</sub> =3.0 V | 0.85 μA (with<br>RTC) V <sub>DD</sub> =3.0 V |                      |

- 2. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

Legend:
"Y" = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available

## 3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

| Interconnect source | Interconnect destination | Interconnect action  | Run   | Sleep | Low-<br>power<br>run | Low-<br>power<br>sleep | Stop |
|---------------------|--------------------------|--|-------|-------|----------------------|------------------------|------|
| COMPx               | TIM2,TIM21,<br>TIM22     | Timer input channel,<br>trigger from analog<br>signals comparison  | Y     | Y     | Y                    | YY                     |      |
|                     | LPTIM                    | Timer input channel,<br>trigger from analog<br>signals comparison  | Υ     | Y     | Y                    | Y                      | Υ    |
| TIMx                | TIMx                     | Timer triggered by other timer                                     | Y     | YY    |                      | Y                      | -    |
| RTC                 | TIM21                    | Timer triggered by Auto wake-up                                    | Y     | Υ     | Y                    | Y                      | -    |
|                     | LPTIM                    | Timer triggered by RTC event                                       | Υ     | Υ     | Y                    | Y                      | Υ    |
| All clock<br>source | TIMx                     | Clock source used as input channel for RC measurement and trimming | Y     | Y     | Y                    | Y                      | -    |
| USB                 | CRS/HSI48                | the clock recovery<br>system trims the HSI48<br>based on USB SOF   | Υ     | Υ     | -                    | -                      | -    |
| GPIO                | TIMx                     | Timer input channel and trigger                                    | Y Y Y |       | Y                    | -                      |      |
|                     | LPTIM                    | Timer input channel and trigger                                    |       | Y     | Υ                    |                        |      |
|                     | ADC,DAC                  | Conversion trigger   | Υ     | Y     | Y                    | Y                      | -    |

#### ARM® Cortex®-M0+ core with MPU 3.3

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L052x6/8 are compatible with all ARM tools and software.

#### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L052x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart loadmultiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

22/144 DocID025936 Rev 7



# 3.4 Reset and supply management

# 3.4.1 Power supply schemes

- V<sub>DD</sub> = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- $V_{SSA}$ ,  $V_{DDA}$  = 1.65 to 3.6 V: external analog power supplies for ADC, DAC, reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 1.8 V when the DAC is used).  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.
- V<sub>DD\_USB</sub> = 1.65 to 3.6V: external power supply for USB transceiver, USB\_DM (PA11) and USB\_DP (PA12). To guarantee a correct voltage level for USB communication V<sub>DD\_USB</sub> must be above 3.0V. If USB is not used this pin must be tied to V<sub>DD</sub>.

#### 3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD/VDDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD/VDDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD/VDDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC CSR).

## 3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

#### Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

#### Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

#### • Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

#### System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

#### Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
   The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

#### • RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

#### USB clock source

A 48 MHz clock trimmed through the USB SOF supplies the USB interface.

DocID025936 Rev 7

#### Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

#### • Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

Clock-out capability (MCO: microcontroller clock output)
 It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

