

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM32L072x8 STM32L072xB STM32L072xZ

Ultra-low-power 32-bit MCU ARM®-based Cortex®-M0+, up to 192KB Flash, 20KB SRAM, 6KB EEPROM, USB, ADC, DACs

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40 to 125 °C temperature range
 - 0.29 µA Standby mode (3 wakeup pins)
 - 0.43 µA Stop mode (16 wakeup lines)
 - 0.86 µA Stop mode + RTC + 20 KB RAM retention
 - Down to 93 µA/MHz in Run mode
 - 5 µs wakeup time (from Flash memory)
 - 41 μA 12-bit ADC conversion at 10 ksps
- Core: ARM[®] 32-bit Cortex[®]-M0+ with MPU
 - From 32 kHz up to 32 MHz max.
 - 0.95 DMIPS/MHz
- Reset and supply management
 - Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 25 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High speed internal 16 MHz factory-trimmed RC (+/- 1%)
 - Internal low-power 37 kHz RC
 - Internal multispeed low-power 65 kHz to 4.2 MHz RC
 - Internal self calibration of 48 MHz RC for USB
 - PLL for CPU clock
- Pre-programmed bootloader
 - USB, USART supported
- Development support
 - Serial wire debug supported
- Up to 84 fast I/Os (78 I/Os 5V tolerant)
- Memories
 - Up to 192 KB Flash memory with ECC(2 banks with read-while-write capability)
 - 20 KB RAM
 - 6 KB of data EEPROM with ECC
 - 20-byte backup register
 - Sector protection against R/W operation



- Rich Analog peripherals
 - 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V)
 - 2 x 12-bit channel DACs with output buffers (down to 1.8 V)
 - 2x ultra-low-power comparators (window mode and wake up capability, down to 1.65 V)
- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, DAC, Timers
- 11x peripheral communication interfaces
 - 1x USB 2.0 crystal-less, battery charging detection and LPM
 - 4x USART (2 with ISO 7816, IrDA), 1x UART (low power)
 - Up to 6x SPI 16 Mbits/s
 - 3x I2C (2 with SMBus/PMBus)
- 11x timers: 2x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 2x 16-bit basic for DAC, and 2x watchdogs (independent/window)
- CRC calculation unit, 96-bit unique ID
- True RNG and firewall protection
- All packages are ECOPACK[®]2

Table 1. Device summary

Reference	Part number
STM32L072x8	STM32L072V8
STM32L072xB	STM32L072VB, STM32L072RB, STM32L072CB, STM32L072KB
STM32L072xZ	STM32L072VZ, STM32L072RZ, STM32L072CZ, STM32L072KZ

Contents STM32L072xx

Contents

1	Intro	duction	0
2	Desc	ription	1
	2.1	Device overview	2
	2.2	Ultra-low-power device continuum	4
3	Func	tional overview	5
	3.1	Low-power modes	5
	3.2	Interconnect matrix	0
	3.3	ARM® Cortex®-M0+ core with MPU 2	1
	3.4	Reset and supply management	2
		3.4.1 Power supply schemes	2
		3.4.2 Power supply supervisor	2
		3.4.3 Voltage regulator	3
	3.5	Clock management	3
	3.6	Low-power real-time clock and backup registers	6
	3.7	General-purpose inputs/outputs (GPIOs)	6
	3.8	Memories	7
	3.9	Boot modes	7
	3.10	Direct memory access (DMA)	8
	3.11	Analog-to-digital converter (ADC)	
	3.12	Temperature sensor	
		3.12.1 Internal voltage reference (V _{REFINT})	
	3.13	Digital-to-analog converter (DAC)	
	3.14	Ultra-low-power comparators and reference voltage	0
	3.15	Touch sensing controller (TSC)	
	3.16	Timers and watchdogs	
	0.10	3.16.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22)	
		3.16.2 Low-power Timer (LPTIM)	
		3.16.3 Basic timer (TIM6, TIM7)	
		3.16.4 SysTick timer	
		3.16.5 Independent watchdog (IWDG)	



		3.16.6	Window watchdog (WWDG)	. 33
	3.17	Comm	unication interfaces	. 33
		3.17.1	I2C bus	33
		3.17.2	Universal synchronous/asynchronous receiver transmitter (USART) .	. 34
		3.17.3	Low-power universal asynchronous receiver transmitter (LPUART)	. 35
		3.17.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	. 35
		3.17.5	Universal serial bus (USB)	. 36
	3.18	Clock r	recovery system (CRS)	. 36
	3.19	Cyclic	redundancy check (CRC) calculation unit	. 36
	3.20	Serial v	wire debug port (SW-DP)	. 36
4	Pin d	lescript	ions	. 37
5	Mem	ory ma _l	pping	. 57
6	Elect	trical ch	naracteristics	. 58
	6.1	Param	eter conditions	. 58
		6.1.1	Minimum and maximum values	. 58
		6.1.2	Typical values	58
		6.1.3	Typical curves	58
		6.1.4	Loading capacitor	. 58
		6.1.5	Pin input voltage	. 58
		6.1.6	Power supply scheme	. 59
		6.1.7	Current consumption measurement	. 59
	6.2	Absolu	te maximum ratings	. 60
	6.3	Operat	ing conditions	. 62
		6.3.1	General operating conditions	
		6.3.2	Embedded reset and power control block characteristics	. 64
		6.3.3	Embedded internal reference voltage	65
		6.3.4	Supply current characteristics	. 66
		6.3.5	Wakeup time from low-power mode	. 78
		6.3.6	External clock source characteristics	. 80
		6.3.7	Internal clock source characteristics	84
		6.3.8	PLL characteristics	. 87
		6.3.9	Memory characteristics	. 88
		6.3.10	EMC characteristics	. 89
		6.3.11	Electrical sensitivity characteristics	. 91

7.7 7.8 7.9 7.10	LQFP3; UFQFP Therma 7.10.1	Package information	135 138 140 142 143
7.8 7.9	LQFP3: UFQFP Therma	Package information	135 138 140 142
7.8 7.9	LQFP3	Package information	135 138 140 142
7.8	LQFP3	8 package information	135
		8 package information	135
7.7	LQFP4	. •	
		. •	
7.6	WLCSF	P49 package information	132
_			
		•	
	_		
			445
	6.3.20	Communications interfaces	108
	6.3.19	Timer characteristics	
	6.3.18	Comparators	
		·	
		·	
		•	
	7.1 7.2 7.3 7.4 7.5	6.3.19 6.3.20 Package info 7.1 LQFP1 7.2 UFBGA 7.3 LQFP6 7.4 UFBGA 7.5 TFBGA	6.3.13 I/O port characteristics 6.3.14 NRST pin characteristics 6.3.15 12-bit ADC characteristics 6.3.16 DAC electrical specifications 6.3.17 Temperature sensor characteristics 6.3.18 Comparators 6.3.19 Timer characteristics 6.3.20 Communications interfaces Package information 7.1 LQFP100 package information 7.2 UFBGA100 package information 7.3 LQFP64 package information 7.4 UFBGA64 package information 7.5 TFBGA64 package information

STM32L072xx List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L072xx device features and peripheral counts	
Table 3.	Functionalities depending on the operating power supply range	
Table 4.	CPU frequency range depending on dynamic voltage scaling	
Table 5.	Functionalities depending on the working mode	
	(from Run/active down to standby)	18
Table 6.	STM32L0xx peripherals interconnect matrix	
Table 7.	Temperature sensor calibration values	
Table 8.	Internal voltage reference measured values	
Table 9.	Capacitive sensing GPIOs available on STM32L072xx devices	
Table 10.	Timer feature comparison	
Table 11.	Comparison of I2C analog and digital filters	
Table 12.	STM32L072xx I ² C implementation	34
Table 13.	USART implementation	34
Table 14.	SPI/I2S implementation	36
Table 15.	Legend/abbreviations used in the pinout table	43
Table 16.	STM32L072xxx pin definition	43
Table 17.	Alternate functions port A	51
Table 18.	Alternate functions port B	52
Table 19.	Alternate functions port C	
Table 20.	Alternate functions port D	54
Table 21.	Alternate functions port E	55
Table 22.	Alternate functions port H	
Table 23.	Voltage characteristics	
Table 24.	Current characteristics	
Table 25.	Thermal characteristics	
Table 26.	General operating conditions	
Table 27.	Embedded reset and power control block characteristics	
Table 28.	Embedded internal reference voltage calibration values	
Table 29.	Embedded internal reference voltage	65
Table 30.	Current consumption in Run mode, code with data processing running from	
	Flash memory	67
Table 31.	Current consumption in Run mode vs code type,	
-	code with data processing running from Flash memory	
Table 32.	Current consumption in Run mode, code with data processing running from RAM	69
Table 33.	Current consumption in Run mode vs code type,	
T 11 04	code with data processing running from RAM	
Table 34.	Current consumption in Sleep mode	
Table 35.	Current consumption in Low-power run mode	
Table 36.	Current consumption in Low-power sleep mode	
Table 37.	Typical and maximum current consumptions in Stop mode	
Table 38.	Typical and maximum current consumptions in Standby mode	
Table 39.	Average current consumption during Wakeup	
Table 40.	Peripheral current consumption in Run or Sleep mode	
Table 41.	Peripheral current consumption in Stop and Standby mode	
Table 42.	Low-power mode wakeup timings	۰. / ۵
Table 43. Table 44.	Low-speed external user clock characteristics	
1 abie 44.	Low-speed external user Glock Characteristics	01



List of tables STM32L072xx

Table 45.	HSE oscillator characteristics	
Table 46.	LSE oscillator characteristics	
Table 47.	16 MHz HSI16 oscillator characteristics	
Table 48.	HSI48 oscillator characteristics	
Table 49.	LSI oscillator characteristics	
Table 50.	MSI oscillator characteristics	
Table 51.	PLL characteristics	
Table 52.	RAM and hardware registers	
Table 53.	Flash memory and data EEPROM characteristics	
Table 54.	Flash memory and data EEPROM endurance and retention	
Table 55.	EMS characteristics	
Table 56.	EMI characteristics	
Table 57.	ESD absolute maximum ratings	
Table 58.	Electrical sensitivities	
Table 59.	I/O current injection susceptibility	
Table 60.	I/O static characteristics	
Table 61.	Output voltage characteristics	
Table 62.	I/O AC characteristics	
Table 63.	NRST pin characteristics	
Table 64.	ADC characteristics	
Table 65.	R_{AIN} max for f_{ADC} = 16 MHz	
Table 66.	ADC accuracy	
Table 67.	DAC characteristics	
Table 68.	Temperature sensor calibration values	
Table 69.	Temperature sensor characteristics	
Table 70.	Comparator 1 characteristics	
Table 71.	Comparator 2 characteristics	
Table 72.	TIMx characteristics	
Table 73.	I2C analog filter characteristics	
Table 74.	USART/LPUART characteristics	
Table 75.	SPI characteristics in voltage Range 1	
Table 76.	SPI characteristics in voltage Range 2	
Table 77.	SPI characteristics in voltage Range 3	
Table 78.	I2S characteristics	
Table 79.	USB startup time	
Table 80.	USB DC electrical characteristics	
Table 81.	USB: full speed electrical characteristics	117
Table 82.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	119
Table 83.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	
Table 84.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	122
Table 85.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	123
Table 86.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch	
	ball grid array package mechanical data	
Table 87.	UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	127
Table 88.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
	grid array package mechanical data	
Table 89.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA).	130
Table 90.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	133



STM32L072xx List of tables

Table 91.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	134
Table 92.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data	136
Table 93.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	139
Table 94.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	141
Table 95.	Thermal characteristics	142
Table 96.	STM32L072xx ordering information scheme	144
Table 97.	Document revision history	



List of figures STM32L072xx

List of figures

Figure 1.	STM32L072xx block diagram	13
Figure 2.	Clock tree	25
Figure 3.	STM32L072xx LQFP100 pinout - 14 x 14 mm	37
Figure 4.	STM32L072xx UFBGA100 ballout - 7x 7 mm	38
Figure 5.	STM32L072xx LQFP64 pinout - 10 x 10 mm	39
Figure 6.	STM32L072xx UFBGA64/TFBGA64 ballout - 5x 5 mm	40
Figure 7.	STM32L072xx WLCSP49 ballout	
Figure 8.	STM32L072xx LQFP48 pinout - 7 x 7 mm	41
Figure 9.	STM32L072xx LQFP32 pinout	
Figure 10.	STM32L072xx UFQFPN32 pinout	
Figure 11.	Memory map	
Figure 12.	Pin loading conditions	
Figure 13.	Pin input voltage	
Figure 14.	Power supply scheme	
Figure 15.	Current consumption measurement scheme	
Figure 16.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
J	Flash memory, Range 2, HSE, 1WS	68
Figure 17.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
3 · ·	Flash memory, Range 2, HSI16, 1WS	68
Figure 18.	IDD vs VDD, at TA= 25 °C, Low-power run mode, code running	
J	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	72
Figure 19.	IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled	
J		73
Figure 20.	IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled,	
J	all clocks off	74
Figure 21.	High-speed external clock source AC timing diagram	
Figure 22.	Low-speed external clock source AC timing diagram	
Figure 23.	HSE oscillator circuit diagram	
Figure 24.	Typical application with a 32.768 kHz crystal	
Figure 25.	HSI16 minimum and maximum value versus temperature	
Figure 26.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 27.	VIH/VIL versus VDD (TTL I/Os)	
Figure 28.	I/O AC characteristics definition	
Figure 29.	Recommended NRST pin protection	98
Figure 30.	ADC accuracy characteristics	
Figure 31.	Typical connection diagram using the ADC	
Figure 32.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 33.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	103
Figure 34.	12-bit buffered/non-buffered DAC	106
Figure 35.	SPI timing diagram - slave mode and CPHA = 0	112
Figure 36.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	113
Figure 37.	SPI timing diagram - master mode ⁽¹⁾	113
Figure 38.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	115
Figure 39.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	115
Figure 40.	USB timings: definition of data signal rise and fall time	
Figure 41.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	
Figure 42.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
J	recommended footprint	120



STM32L072xx List of figures

Figure 43.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
	grid array package outline	121
Figure 44.	UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball	
	grid array package recommended footprint	122
Figure 45.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	123
Figure 46.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	124
Figure 47.	LQFP64 marking example (package top view)	125
Figure 48.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch	
	ball grid array package outline	126
Figure 49.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch	
	ball grid array package recommended footprint	127
Figure 50.	UFBGA64 marking example (package top view)	128
Figure 51.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball	
	grid array package outline	129
Figure 52.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
	,grid array recommended footprint	130
Figure 53.	TFBGA64 marking example (package top view)	131
Figure 54.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	package outline	132
Figure 55.	WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale	
	recommended footprint	133
Figure 56.	WLCSP49 marking example (package top view)	134
Figure 57.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	135
Figure 58.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint	137
Figure 59.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	138
Figure 60.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	139
Figure 61.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
		140
Figure 62.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	recommended footprint	141
Figure 63.	Thermal resistance	143



Introduction STM32L072xx

1 Introduction

The ultra-low-power STM32L072xx are offered in 9 different package typesfrom 32 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L072xx microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L072xx datasheet should be read in conjunction with the STM32L0x2xx reference manual (RM0376).

For information on the ARM[®] Cortex[®]-M0+ core please refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.

STM32L072xx Description

2 Description

The ultra-low-power STM32L072xx microcontrollers incorporate the connectivity power of the universal serial bus (USB 2.0 crystal-less) with the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data EEPROM and 20 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L072xx devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L072xx devices offer several analog features, one 12-bit ADC with hardware oversampling, two DACs, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L072xx devices embed standard and advanced communication interfaces: up to three I2Cs, two SPIs, one I2S, four USARTs, a low-power UART (LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels to simply add touch sensing functionality to any application.

The STM32L072xx also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L072xx devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +125 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.







Description STM32L072xx

2.1 Device overview

Table 2. Ultra-low-power STM32L072xx device features and peripheral counts

			. p				p				
Peripheral		STM32L07 2V8	STM32L07 2KB	STM32L07 2CB	STM32L07 2VB	STM32L07 2RB	STM32L07 2KZ	STM32L07 2CZ	STM32L07 2VZ	STM32L07 2RZ	
Flash (Kbytes)		64 Kbytes	64 Kbytes 128 Kbytes 192 Kbytes								
Data EEPR	OM (Kbytes)	3 Kbytes	3 Kbytes 6 Kbytes								
RAM (Kbyt	tes)		20 Kbytes								
	General- purpose		4								
Timers	Basic		2								
	LPTIMER					1					
RTC/SYST WWDG	ICK/IWDG/					1/1/1/1					
	SPI/I2S	6(4) ⁽¹⁾ /1	4(3)(2)/0		6(4) ⁽¹⁾ /1		4(3) ⁽²⁾ /0		6(4) ⁽¹⁾ /1		
	I ² C	3	2		3		2		3		
Com.	USART	4	3		4		3		4		
interfaces	LPUART			l		1					
	USB /(VDD_USB)	1/(1)	1/(0) ⁽³⁾	1/(0) ⁽³⁾ 1/(1)			1/(0) ⁽³⁾	1/(1)			
GPIOs		84	25 ⁽³⁾	40 ⁽⁴⁾	84	51 ⁽⁵⁾	25 ⁽³⁾	40 ⁽⁴⁾	84	51 ⁽⁵⁾	
Clocks: HSE/LSE/H	ISI/MSI/LSI	1/1/1/1/1									
12-bit sync Number of	chronized ADC channels	1 16	1 10	1 13 ⁽⁴⁾	1 16	1 16 ⁽⁵⁾	1 10	1 13 ⁽⁴⁾	1 16	1 16 ⁽⁵⁾	
12-bit DAC Number of		2 2									
Comparato	ors					2					
Capacitive channels	sensing	24	13 ⁽³⁾	19 ⁽⁴⁾	24	24 ⁽⁵⁾	13 ⁽³⁾	19 ⁽⁴⁾	24	24 ⁽⁵⁾	
Max. CPU	frequency	32 MHz									
Operating	voltage		1.8 V to 3.6 V	(down to 1.65	V at power-d	own) with BO	R option 1.65	to 3.6 V witho	ut BOR option	1	
Operating temperatures						nperature: –40 nperature: –40					
Packages		LQFP100 UFBGA100	UFQFPN32 LQFP32	LQFP48 WLCSP49	LQFP100 UFBGA100	LQFP64 TFBGA64	UFQFPN32 LQFP32	LQFP48 WLCSP49	LQFP100 UFBGA100	LQFP64 TFBGA64 UFBGA64	

^{1. 4} SPI interfaces are USARTs operating in SPI master mode.

^{2. 3} SPI interfaces are USARTs operating in SPI master mode.

^{3.} UFQFP32 has 2 GPIOs and 1 capacitive sensing channel less that LQFP32. However, UFQFP32 features a VDD_USB pin while LQPF32 does not.

^{4.} LQFP48 has three GPIOs, three ADC channels and two capacitive sensing channel less than WLCSP49.

^{5.} TFBGA64 has one GPIO, one ADC input and one capacitive sensing channel less than LQFP64.

STM32L072xx Description





Figure 1. STM32L072xx block diagram

Description STM32L072xx

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from 8-bit proprietary core up to ARM® Cortex®-M4, including ARM® Cortex®-M3 and ARM® Cortex®-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3 Functional overview

3.1 Low-power modes

The ultra-low-power STM32L072xx support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USB/USART/I2C/LPUART/LPTIMER wakeup events.

Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB/USART/I2C/LPUART/LPTIMER wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

16/147 DocID027100 Rev 3

Table 3. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation Dynamic voltage scaling range		I/O operation	USB			
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 ksps	Range 2 or range 3	Degraded speed performance	Not functional			
V _{DD} = 1.71 to 1.8 V ⁽¹⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance	Functional ⁽²⁾			
V_{DD} = 1.8 to 2.0 $V^{(1)}$	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance	Functional ⁽²⁾			
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional ⁽²⁾			
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation	Functional ⁽²⁾			

^{1.} CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2 MHz to 16 MHz, wait 5 μs , then switch from 16 MHz to 32 MHz.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

^{2.} To be USB compliant from the I/O voltage standpoint, the minimum $\rm V_{\rm DD_USB}$ is 3.0 V.

Table 5. Functionalities depending on the working mode (from Run/active down to standby) ⁽¹⁾⁽²⁾

	, 5		Low-	Low-	Stop		Standby	
IPs	Run/Active	Sleep	power run	power sleep	Wakeup capability			Wakeup capability
CPU	Υ		Y					
Flash memory	0	0	0	0				
RAM	Υ	Y	Y	Y	Υ			
Backup registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	0	0	0	0				
Brown-out reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0				
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-	
Power-on/down reset (POR/PDR)	Y	Υ	Y	Y	Y	Υ	Υ	Y
High Speed Internal (HSI)	0	0			(3)			
High Speed External (HSE)	0	0	0	0				
Low Speed Internal (LSI)	0	0	0	0	0		0	
Low Speed External (LSE)	0	0	0	О	0		0	
Multi-Speed Internal (MSI)	0	0	Y	Υ				
Inter-Connect Controller	Y	Y	Y	Υ	Y			
RTC	0	0	0	0	0	0	0	
RTC Tamper	0	0	0	0	0	0	0	0
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0
USB	0	0				0		
USART	0	0	0	0	O ⁽⁴⁾	0		
LPUART	0	0	0	0	O ⁽⁴⁾	0	-	
SPI	0	0	0	0				
I2C	0	0	0	0	O ⁽⁵⁾	0		
ADC	0	0					-	
DAC	0	0	0	0	0			

Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)(1)(2)

IPs	Run/Active	Sleep	Low- power run	Low-	Stop		Standby	
				power sleep		Wakeup capability		Wakeup capability
Temperature sensor	0	0	0	0	0			
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0	-			
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
Touch sensing controller (TSC)	0	0						
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs	3.5 µs		50 µs	
Consumption V _{DD} =1.8 to 3.6 V (Typ)	Down to 140 μΑ/ΜΗz (from Flash memory)	Down to 37 µA/MHz (from Flash memory)	Down to 8 μA	Down to 4.5 µA	0.4 μA (No RTC) V _{DD} =1.8 V		0.28 μA (No RTC) V _{DD} =1.8 V	
					0.8 μA (with RTC) V _{DD} =1.8 V		0.65 μA (with RTC) V _{DD} =1.8 V	
					0.4 μA (No RTC) V _{DD} =3.0 V		0.29 μA (No RTC) V _{DD} =3.0 V	
						(with RTC) DD=3.0 V	0.85 μA (with RTC) V _{DD} =3.0 V	

- 2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
- 3. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running the HSI clock.
- 5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

Legend:
"Y" = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available

3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Table 6. STM32L0xx peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
COMPx	TIM2,TIM21, TIM22	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
	LPTIM	Timer input channel, trigger from analog signals comparison	Υ	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer Y Y		Y	-		
RTC	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-
	LPTIM	Timer triggered by RTC event	Y	Y	Y	Y	Y
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
USB	CRS/HSI48	the clock recovery system trims the HSI48 based on USB SOF	Y	Y	-	-	-
	TIM3	USB_SOF is channel input for calibration	Y	Y	-	-	-
GPIO	TIMx	Timer input channel and trigger	Y	Y	Y	Y	-
	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Y
	ADC,DAC	Conversion trigger	Υ	Υ	Υ	Y	-

3.3 ARM® Cortex®-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L072xx are compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L072xx embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- · provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.4 Reset and supply management

3.4.1 Power supply schemes

• V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.

- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{DD_USB} = 1.65 to 3.6V: external power supply for USB transceiver, USB_DM (PA11) and USB_DP (PA12). To guarantee a correct voltage level for USB communication V_{DD_USB} must be above 3.0V. If USB is not used this pin must be tied to V_{DD}.

3.4.2 Power supply supervisor

The devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

47/

22/147 DocID027100 Rev 3

3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC CSR).

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

• Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-25 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLLMultispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

• RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

USB clock source

A 48 MHz clock trimmed through the USB SOF or LSE supplies the USB interface.

Startup clock

After reset, the microcontroller restarts by default with an internal 2.1 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

• Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

Clock-out capability (MCO: microcontroller clock output)
 It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

24/147 DocID027100 Rev 3

