

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM32L162VD, STM32L162ZD, STM32L162QD, STM32L162RD

Ultra-low-power 32-bit MCU ARM® Cortex®-M3, 384KB Flash, 48KB SRAM, 12KB EEPROM, LCD, USB, ADC, memory I/F, AES

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40°C to 105°C temperature range
 - 305 nA Standby mode (3 wakeup pins)
 - 1.15 µA standby mode + RTC
 - 0.475 µA Stop mode (16 wakeup lines)
 - 1.35 μA Stop mode + RTC
 - 11 μA Low-power run mode
 - 230 μA/MHz Run mode
 - 10 nA ultra-low I/O leakage
 - 8 µs wakeup time
- AES-128 bit encryption hardware accelerator
- Core: ARM® Cortex®-M3 32-bit CPU
 - From 32 kHz up to 32 MHz max
 - 1.25 DMIPS/MHz (Dhrystone 2.1)
 - Memory protection unit
- Reset and supply management
 - Low-power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 24 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High speed internal 16 MHz factorytrimmed RC (+/- 1%)
 - Internal low power 37 kHz RC
 - Internal multispeed low power 65 kHz to 4.2 MHz
 - PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
 - USB and USART supported
- Development support
 - Serial wire debug supported
 - JTAG and trace supported
- Up to 116 fast I/Os (102 I/Os 5V tolerant), all mappable on 16 external interrupt vectors





WLCSP64 (0.4 mm pitch)

- Memories
 - 384 KB Flash memory with ECC (with 2 banks of 192 KB enabling Rww capability)
 - 48 KB RAM

LQFP64 (10 × 10 mm)

- 12 KB of true EEPROM with ECC
- 128 byte backup register
- Memory interface controller supporting SRAM, PSRAM and NOR Flash
- LCD driver for up to 8x40 segments
 - Support contrast adjustment
 - Support blinking mode
 - Step-up converter on board
- Rich analog peripherals (down to 1.8V)
 - 3x operational amplifiers
 - 12-bit ADC 1 Msps up to 40 channels
 - 12-bit DAC 2 ch with output buffers
 - 2x ultra-low-power comparators (window mode and wakeup capability)
- DMA controller 12x channels
- 12x peripheral communication interfaces
 - 1x USB 2.0 (internal 48 MHz PLL)
 - 5x USARTs
 - Up to 8x SPIs (2x I2S, 3x 16 Mbit/s)
 - 2x I2Cs (SMBus/PMBus)
 - 1x SDIO interface
- 11x timers: 1x 32-bit, 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timers, 2x watchdog timers (independent and window)
- Up to 34 capacitive sensing channels
- CRC calculation unit, 96-bit unique ID

Contents

1	Intro	duction	
2	Desc	ription	
	2.1	Device overview	
	2.2	Ultra-low-power device continuum	
		2.2.1 Performance	
		2.2.2 Shared peripherals	
		2.2.3 Common system strategy	
		2.2.4 Features	
3	Fund	tional overview	
	3.1	Low-power modes	
	3.2	ARM® Cortex®-M3 core with MPU	20
	3.3	Reset and supply management	21
		3.3.1 Power supply schemes	
		3.3.2 Power supply supervisor	21
		3.3.3 Voltage regulator	
		3.3.4 Boot modes	
	3.4	Clock management	23
	3.5	Low-power real-time clock and backup regis	sters 25
	3.6	GPIOs (general-purpose inputs/outputs)	
	3.7	Memories	
	3.8	FSMC (flexible static memory controller)	
	3.9	DMA (direct memory access)	26
	3.10	LCD (liquid crystal display)	
	3.11	ADC (analog-to-digital converter)	
		3.11.1 Temperature sensor	
		3.11.2 Internal voltage reference (V _{REFINT}) .	28
	3.12	DAC (digital-to-analog converter)	
	3.13	Operational amplifier	
	3.14	Ultra-low-power comparators and reference	
	3.15	System configuration controller and routing	_
		, , , , , , , , , , , , , , , , , , , ,	



	3.16	Touch s	sensing	. 29
	3.17	AES .		. 30
	3.18	Timers	and watchdogs	. 30
		3.18.1	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)	. 30
		3.18.2	Basic timers (TIM6 and TIM7)	. 31
		3.18.3	SysTick timer	. 31
		3.18.4	Independent watchdog (IWDG)	. 31
		3.18.5	Window watchdog (WWDG)	. 31
	3.19	Commu	unication interfaces	. 32
		3.19.1	I ² C bus	. 32
		3.19.2	Universal synchronous/asynchronous receiver transmitter (USART) .	. 32
		3.19.3	Serial peripheral interface (SPI)	. 32
		3.19.4	Inter-integrated sound (I2S)	. 32
		3.19.5	SDIO	. 32
		3.19.6	Universal serial bus (USB)	. 33
	3.20	CRC (c	yclic redundancy check) calculation unit	. 33
	3.21	Develo	oment support	. 34
		3.21.1	Serial wire JTAG debug port (SWJ-DP)	. 34
		3.21.2	Embedded Trace Macrocell™	. 34
4	Pin d	escrinti	ons	35
•	1 111 0	CSCIIPU	ong	
5	Memo	ory map	pping	. 58
6	Elect	rical ch	aracteristics	. 59
	6.1	Parame	eter conditions	. 59
		6.1.1	Minimum and maximum values	. 59
		6.1.2	Typical values	. 59
		6.1.3	Typical curves	. 59
		6.1.4	Loading capacitor	. 59
		6.1.5	Pin input voltage	. 59
		6.1.6	Power supply scheme	. 60
		6.1.7	Optional LCD power supply scheme	. 61
		6.1.8	Current consumption measurement	. 61
	6.2	Absolut	e maximum ratings	62
	6.3	Operati	ng conditions	63
		•		



		6.3.1	General operating conditions	63
		6.3.2	Embedded reset and power control block characteristics	64
		6.3.3	Embedded internal reference voltage	66
		6.3.4	Supply current characteristics	67
		6.3.5	Wakeup time from low-power mode	78
		6.3.6	External clock source characteristics	79
		6.3.7	Internal clock source characteristics	85
		6.3.8	PLL characteristics	88
		6.3.9	Memory characteristics	88
		6.3.10	FSMC characteristics	90
		6.3.11	EMC characteristics	102
		6.3.12	Electrical sensitivity characteristics	103
		6.3.13	I/O current injection characteristics	104
		6.3.14	I/O port characteristics	105
		6.3.15	NRST pin characteristics	108
		6.3.16	TIM timer characteristics	109
		6.3.17	Communications interfaces	110
		6.3.18	SDIO characteristics	118
		6.3.19	12-bit ADC characteristics	119
		6.3.20	DAC electrical specifications	124
		6.3.21	Operational amplifier characteristics	126
		6.3.22	Temperature sensor characteristics	128
		6.3.23	Comparator	128
		6.3.24	LCD controller	130
7	Pack	kage info	ormation	. 131
	7.1	LQFP1	44, 20 x 20 mm, 144-pin low-profile quad flat package	
			ation	. 131
	7.2		00, 14 x 14 mm, 100-pin low-profile quad flat package	134
	7.3		4, 10 x 10 mm, 64-pin low-profile quad flat package	137
	7.4		A132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid ackage information	. 140
	7.5	WLCSI	P64, 0.4 mm pitch wafer level chip scale package information .	. 143
	7.6		al characteristics	
	7.0	7.6.1	Reference document	
		7.0.1	Neierence accument	14/



STM32L	TM32L162VD STM32L162ZD STM32L162QD STM32L162RD			
8	Part numbering	148		
9	Revision History	149		



List of tables

Table 1.	Ultra-low-power STM32L162xD device features and peripheral counts	12
Table 2.	Functionalities depending on the operating power supply range	
Table 3.	CPU frequency range depending on dynamic voltage scaling	
Table 4.	Functionalities depending on the working mode (from Run/active down to	
	standby)	19
Table 5.	Timer feature comparison	
Table 6.	Legend/abbreviations used in the pinout table	39
Table 7.	STM32L162xD pin definitions	
Table 8.	Alternate function input/output	
Table 9.	Voltage characteristics	
Table 10.	Current characteristics	
Table 11.	Thermal characteristics	
Table 12.	General operating conditions	
Table 13.	Embedded reset and power control block characteristics	
Table 14.	Embedded internal reference voltage calibration values	
Table 15.	Embedded internal reference voltage	
Table 16.	Current consumption in Run mode, code with data processing running from Flash	68
Table 17.	Current consumption in Run mode, code with data processing running from RAM	69
Table 18.	Current consumption in Sleep mode	
Table 19.	Current consumption in Low-power run mode	
Table 20.	Current consumption in Low-power sleep mode	
Table 21.	Typical and maximum current consumptions in Stop mode	
Table 22.	Typical and maximum current consumptions in Standby mode	
Table 23.	Peripheral current consumption	
Table 24.	Low-power mode wakeup timings	
Table 25.	High-speed external user clock characteristics	
Table 26.	Low-speed external user clock characteristics	
Table 27.	HSE oscillator characteristics	
Table 28.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	83
Table 29.	HSI oscillator characteristics	
Table 30.	LSI oscillator characteristics	85
Table 31.	MSI oscillator characteristics	86
Table 32.	PLL characteristics	88
Table 33.	RAM and hardware registers	88
Table 34.	Flash memory and data EEPROM characteristics	
Table 35.	Flash memory and data EEPROM endurance and retention	
Table 36.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	91
Table 37.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	92
Table 38.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 39.	Asynchronous multiplexed PSRAM/NOR write timings	94
Table 40.	Synchronous multiplexed NOR/PSRAM read timings	
Table 41.	Synchronous multiplexed PSRAM write timings	
Table 42.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 43.	Synchronous non-multiplexed PSRAM write timings	
Table 44.	EMS characteristics	
Table 45.	EMI characteristics	
Table 46.	ESD absolute maximum ratings	
Table 47	Electrical sensitivities	104



Table 48.	I/O current injection susceptibility	. 104
Table 49.	I/O static characteristics	
Table 50.	Output voltage characteristics	. 106
Table 51.	I/O AC characteristics	
Table 52.	NRST pin characteristics	. 108
Table 53.	TIMx characteristics	. 109
Table 54.	I ² C characteristics	. 110
Table 55.	SCL frequency (f _{PCLK1} = 32 MHz, V _{DD} = VDD_I2C = 3.3 V)	. 111
Table 56.	SPI characteristics	
Table 57.	USB startup time	. 115
Table 58.	USB DC electrical characteristics	. 115
Table 59.	USB: full speed electrical characteristics	. 115
Table 60.	I2S characteristics	. 116
Table 61.	SDIO characteristics	. 118
Table 62.	ADC clock frequency	. 119
Table 63.	ADC characteristics	. 119
Table 64.	ADC accuracy	. 121
Table 65.	Maximum source impedance R _{AIN} max	. 123
Table 66.	DAC characteristics	
Table 67.	Operational amplifier characteristics	. 126
Table 68.	Temperature sensor calibration values	. 128
Table 69.	Temperature sensor characteristics	. 128
Table 70.	Comparator 1 characteristics	
Table 71.	Comparator 2 characteristics	
Table 72.	LCD controller characteristics	
Table 73.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	
Table 74.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	
Table 75.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	. 137
Table 76.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array	
	package mechanical data	
Table 77.	WLCSP64, 0.4 mm pitch wafer level chip scale package mechanical data	
Table 78.	WLCSP64, 0.4 mm pitch package recommended PCB design rules	
Table 79.	Thermal characteristics	
Table 80.	STM32L162xD ordering information scheme	
Table 81.	Document revision history	. 149



List of figures

Figure 1.	Ultra-low-power STM32L162xD block diagram	15
Figure 2.	Clock tree	
Figure 3.	STM32L162ZD LQFP144 pinout	35
Figure 4.	STM32L162QD UFBGA132 ballout	36
Figure 5.	STM32L162VD LQFP100 pinout	37
Figure 6.	STM32L162RD LQFP64 pinout	
Figure 7.	STM32L162RD WLCSP64 ballout	39
Figure 8.	Memory map	58
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Optional LCD power supply scheme	
Figure 13.	Current consumption measurement scheme	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	HSE oscillator circuit diagram	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 19.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 20.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 21.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 22.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 23.	Synchronous multiplexed PSRAM write timings	
Figure 24.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 25.	Synchronous non-multiplexed PSRAM write timings	
Figure 26.	I/O AC characteristics definition	
Figure 27.	Recommended NRST pin protection	
Figure 28.	I ² C bus AC waveforms and measurement circuit	111
Figure 29.	SPI timing diagram - slave mode and CPHA = 0	113
Figure 30.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	113
Figure 31.	SPI timing diagram - master mode ⁽¹⁾	114
Figure 32.	USB timings: definition of data signal rise and fall time	115
Figure 33.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	117
Figure 34.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	117
Figure 35.	SDIO timings	118
Figure 36.	ADC accuracy characteristics	
Figure 37.	Typical connection diagram using the ADC	122
Figure 38.	Maximum dynamic current consumption on V _{REF+} supply pin during ADC	
_	conversion	
Figure 39.	12-bit buffered /non-buffered DAC	126
Figure 40.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline	131
Figure 41.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package	
-	recommended footprint	133
Figure 42.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package top view example	
Figure 43.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	
Figure 44.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package	
=	recommended footprint	135
Figure 45	LOFP100 14 x 14 mm 100-pin low-profile guad flat package top view example	



8/154 DocID022268 Rev 9

Figure 46. Figure 47.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	. 137
	recommended footprint	. 138
Figure 48.	LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example	. 139
Figure 49.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package outline	. 140
Figure 50.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package	
	recommended footprint	. 141
Figure 51.	UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package	
	top view example	. 142
Figure 52.	WLCSP64, 0.4 mm pitch wafer level chip scale package outline	
Figure 53.	WLCSP64, 0.4 mm pitch wafer level chip scale package	
_	recommended footprint	. 144
Figure 54.	WLCSP64, 0.4 mm pitch wafer level chip scale package top view example	. 145
Figure 55.	Thermal resistance suffix 6	
Figure 56.	Thermal resistance suffix 7	. 147



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L162xD ultra-low-power ARM[®] Cortex[®]-M3 based microcontroller product line. STM32L162xD devices are microcontrollers with a Flash memory density of 384 Kbytes.

The ultra-low-power STM32L162xD family includes devices in 5 different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L162xD microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- · PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, video intercom
- Utility metering

This STM32L162xD datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The application note "Getting started with STM32L1xxxx hardware development" (AN3216) gives a hardware implementation overview. Both documents are available from the STMicroelectronics website *www.st.com*.

For information on the ARM[®] Cortex[®]-M3 core please refer to the ARM[®] Cortex[®]-M3 technical reference manual, available from the www.arm.com website. *Figure 1* shows the general block diagram of the device family.

2 Description

The ultra-low-power STM32L162xD devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 384 Kbytes and RAM up to 48 Kbytes), a flexible static memory controller (FSMC) interface (for devices with packages of 100 pins and more) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L162xD devices offer three operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, AES, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L162xD devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, one SDIO, three USARTs, two UARTs and an USB. The STM32L162xD devices offer up to 34 capacitive sensing channels to simply add a touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with the contrast independent of the supply voltage.

The ultra-low-power STM32L162xD devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85 °C and -40 to +105 °C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.





2.1 Device overview

Table 1. Ultra-low-power STM32L162xD device features and peripheral counts

Peripheral		STM32L162RD	STM32L162VD	STM32L162QD	STM32L162ZD		
Flash (Kbytes)		384					
Data EEPROM (K	Bytes)	12					
RAM (Kbytes)			4	8			
AES			1				
FSMC		No	Multiplexed only	Ye	es		
	32 bit		1				
Timers	General- purpose		6	3			
	Basic		2	2			
	SPI		8(3) ⁽¹⁾			
	I ² S	2					
Communication	I ² C	2					
interfaces	USART	5					
	USB	1					
	SDIO	1					
GPIOs		51	83	109	115		
Operation amplif	iers	3					
12-bit synchroniz Number of chann	zed ADC iels	1 21	1 25	1 40			
12-bit DAC Number of chann	iels	2 2					
LCD COM x SEG		1 1 4x32 or 8x28 4x44 or 8x40					
Comparators		2					
Capacitive sensing channels		23	23	33	34		
Max. CPU frequency		32 MHz					
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option					



Table 1. Ultra-low-power STM32L162xD device features and peripheral counts (continued)

Peripheral	STM32L162RD	STM32L162VD	STM32L162QD	STM32L162ZD
Operating temperatures Ambient operating temperature: -40 Junction temperature:				
Packages	LQFP64, WLCSP64	LQFP100	UFBGA132	LQFP144

^{1. 5} SPIs are USART configured in synchronous mode emulating SPI master.

2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From proprietary 8-bit to up to Cortex-M3, including the Cortex-M0+, the STM32Lx series are the best choice to answer the user needs, in terms of ultra-low-power features. The STM32 ultra-low-power series are the best fit, for instance, for gas/water meter, keyboard/mouse or fitness and healthcare, wearable applications. Several built-in features like LCD drivers, dual-bank memory, Low-power run mode, op-amp, AES 128-bit, DAC, USB crystal-less and many others will clearly allow to build very cost-optimized applications by reducing BOM.

Note:

STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lxxxxx and STM32Lxxxxx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, the old applications can be upgraded to respond to the latest market features and efficiency demand.

2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx, STM32L15xxx and STM32L162xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces



2.2.3 Common system strategy.

To offer flexibility and optimize performance, the STM8L15xxx, STM32L15xxx and STM32L162xx family uses a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector

2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 15 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 2 to 512 Kbytes



14/154 DocID022268 Rev 9

3 Functional overview




Figure 1. Ultra-low-power STM32L162xD block diagram



3.1 Low-power modes

The ultra-low-power STM32L162xD devices support dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71 V 3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the minimum clock (131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.

16/154 DocID022268 Rev 9



Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

• Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC_CSR).

The device exits Standby mode in $60~\mu s$ when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 2. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range				
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation	
V _{DD} = V _{DDA} = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3	Degraded speed performance	
V _{DD} =V _{DDA} = 1.71 to 1.8 V ⁽¹⁾	Not functional	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance	
$V_{DD} = V_{DDA} = 1.8 \text{ to } 2.0 \text{ V}^{(1)}$	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3	Degraded speed performance	



Table 2. Functionalities depending on the operating power supply range (continued)

	Functionalities depending on the operating power supply range				
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation	
$V_{DD} = V_{DDA} = 2.0 \text{ to } 2.4 \text{ V}$	Conversion time up to 500 Ksps	Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation	
V _{DD} =V _{DDA} = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation	

CPU frequency changes from initial to final must respect "F_{CPU} initial < 4*F_{CPU} final" to limit V_{CORE} drop due to current consumption peak when frequency increases. It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.

Table 3. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

18/154 DocID022268 Rev 9

^{2.} Should be USB compliant from I/O voltage standpoint, the minimum $\rm V_{\rm DD}$ is 3.0 V.

Table 4. Functionalities depending on the working mode (from Run/active down to standby)

1			ilaby)	_	1			
lps	Run/Active	Sleep	Low- power Run	Low-	Stop		Standby	
				power Sleep		Wakeup capability		Wakeup capability
CPU	Y		Υ					
Flash	Υ	Y	Y	Y			-	
RAM	Y	Y	Y	Y	Υ			
Backup Registers	Υ	Y	Y	Y	Υ		Υ	
EEPROM	Υ	Y	Y	Y	Υ		-	
Brown-out rest (BOR)	Y	Y	Y	Y	Υ	Y	Υ	
DMA	Υ	Υ	Y	Υ				
Programmable Voltage Detector (PVD)	Υ	Y	Y	Y	Υ	Y	Y	
Power On Reset (POR)	Y	Y	Y	Y	Υ	Y	Υ	
Power Down Rest (PDR)	Υ	Υ	Y	Y	Υ		Υ	
High Speed Internal (HSI)	Y	Y					-	
High Speed External (HSE)	Y	Y					-	
Low Speed Internal (LSI)	Y	Y	Y	Y	Υ		Υ	
Low Speed External (LSE)	Y	Y	Y	Y	Υ		Υ	
Multi-Speed Internal (MSI)	Y	Y	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y				
RTC	Y	Y	Y	Y	Υ	Y	Υ	
RTC Tamper	Y	Y	Y	Y	Υ	Y	Υ	Y
Auto WakeUp (AWU)	Y	Y	Y	Y	Υ	Y	Υ	Y
LCD	Υ	Υ	Y	Υ	Υ			
USB	Υ	Y				Y		
USART	Υ	Y	Y	Υ	Υ	(1)		
SPI	Υ	Υ	Y	Υ				
I2C	Υ	Y	Y	Y		(1)		



standby) (continued)									
lps	Run/Active	Sleep	Low- power Run	Low- power Sleep	Stop		Standby		
						Wakeup capability		Wakeup capability	
ADC	Y	Υ							
DAC	Y	Y	Y	Y	Υ				
Tempsensor	Y	Y	Y	Y	Υ				
OP amp	Y	Y	Y	Υ	Υ				
Comparators	Y	Y	Y	Y	Υ	Y			
16-bit and 32-bit Timers	Y	Y	Y	Y					
IWDG	Y	Y	Y	Y	Υ	Y	Υ	Y	
WWDG	Y	Υ	Y	Y					
Touch sensing	Y	Y							
Systic Timer	Y	Y	Y	Y					
GPIOs	Y	Y	Υ	Υ	Υ	Y		3 pins	
Wakeup time to Run mode	0 µs	0.4 µs	3 µs	46 µs	< 8 µs		58 µs		
Consumption V _{DD} =1.8 to 3.6 V (Typ)	Down to 230 μΑ/MHz (from Flash)	Down to 43 μΑ/ΜΗz (from Flash)	Down to 11 μA	Down to 4.4 μA	0.475 μA (no RTC) V _{DD} =1.8V		0.305 μA (no RTC) V _{DD} =1.8V		
					1.1 µA (with RTC) V _{DD} =1.8V		0.82 μA (with RTC) V _{DD} =1.8V		
					0.475 μA (no RTC) V _{DD} =3.0V		0.305 μA (no RTC) V _{DD} =3.0V		
					1.35 µA (with RTC)		1.15 µA (with RTC)		

Table 4. Functionalities depending on the working mode (from Run/active down to standby) (continued)

3.2 ARM[®] Cortex[®]-M3 core with MPU

The ARM® Cortex®-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

V_{DD}=3.0V

The ARM® Cortex®-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

20/154 DocID022268 Rev 9



V_{DD}=3.0V

The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before
entering run mode.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L162xD devices are compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L162xD devices embed a nested vectored interrupt controller able to handle up to 56 maskable interrupt channels (not including the 16 interrupt lines of ARM® Cortex®-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving*, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.3 Reset and supply management

3.3.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the V_{DD} min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the



power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC CSR).

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot from Flash usually boots at the beginning of the Flash (bank 1). An additional boot mechanism is available through user option byte, to allow booting from bank 2 when bank 2 contains valid code. This dual boot capability can be used to easily implement a secure field software update mechanism.

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB. See Application note "STM32 microcontroller system memory boot mode" (AN2606) for details.



3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
 When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



I Standby supplied voltage domain Watchdog LSI tempo LSI RC LSE OSC LSE tempo Radio Sleep Time Radio Sleep Timer enable LS LS LS LS 1 MHz LCD enable -@V33 ADC enable MSI BC ck_lsi level shifters @V_{DDCORE} / 1,2,4,8,16 / 2,4,8,16 @ V33 not deepsleep HSI RC level shifters @V_{DDCORE} deepsleep not (sleep or deepsleep) @V33 HSE OSC ck hsi AHB level shifters prescaler / 1,2,..512 @V_{DDCORE} @V33 ck_p APB1 prescaler / 1,2,4,8,16 APB2 PLL X 3,4,6,8,12 prescaler / 1,2,4,8,16 16,24,32,48 @V33 ↓ 1 MHz clock / 2, 3, 4 detector Clock @V_{DDCORE} HSE present or not control CK_USB48 ck_usb = Vco / 2 (Vco must be atz96 MH CK_TIMTGO if (APB1 presc = 1)x1 else x2 apb2 periphen and (not deepsleep) MS18583V1

Figure 2. Clock tree

 For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 24 MHz or 32 MHz.



3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 115 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.

