



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



STM32L43xxx STM32L44xxx STM32L45xxx STM32L46xxx
advanced ARM[®]-based 32-bit MCUs

Introduction

This reference manual targets application developers. It provides complete information on how to use the STM32L43xxx/44xxx/45xxx/46xxx microcontroller memory and peripherals.

The STM32L43xxx/44xxx/45xxx/46xxx is a family of microcontrollers with different memory sizes, packages and peripherals.

For ordering information, mechanical and electrical device characteristics please refer to the corresponding datasheets.

For information on the ARM[®] Cortex[®]-M4 core, please refer to the Cortex[®]-M4 *Technical Reference Manual*.

Related documents

- Cortex[®]-M4 Technical Reference Manual, available from: <http://infocenter.arm.com>
- STM32L431xx, STM32L432xx, STM32L433xx, STM32L442xx, STM32L443xx, STM32L451xx, STM32L452xx, STM32L462xx datasheets
- STM32F3, STM32F4 and STM32L4 Series Cortex[®]-M4 programming manual (PM0214)

Contents

1	Documentation conventions	57
1.1	List of abbreviations for registers	57
1.2	Glossary	57
1.3	Peripheral availability	57
1.4	Product specific features	58
2	System and memory overview	59
2.1	System architecture	59
2.1.1	S0: I-bus	60
2.1.2	S1: D-bus	60
2.1.3	S2: S-bus	61
2.1.4	S3, S4: DMA-bus	61
2.1.5	BusMatrix	61
2.2	Memory organization	62
2.2.1	Introduction	62
2.2.2	Memory map and register boundary addresses	64
2.3	Bit banding	66
2.4	Embedded SRAM	67
2.4.1	SRAM2 Parity check	67
2.4.2	SRAM2 Write protection	68
2.4.3	SRAM2 Read protection	69
2.4.4	SRAM2 Erase	69
2.5	Flash memory overview	69
2.6	Boot configuration	70
3	Embedded Flash memory (FLASH)	73
3.1	Introduction	73
3.2	FLASH main features	73
3.3	FLASH functional description	73
3.3.1	Flash memory organization	73
3.3.2	Error code correction (ECC)	75
3.3.3	Read access latency	75
3.3.4	Adaptive real-time memory accelerator (ART Accelerator™)	76

3.3.5	Flash program and erase operations	79
3.3.6	Flash main memory erase sequences	80
3.3.7	Flash main memory programming sequences	81
3.4	FLASH option bytes	85
3.4.1	Option bytes description	85
3.4.2	Option bytes programming	89
3.5	FLASH memory protection	91
3.5.1	Read protection (RDP)	91
3.5.2	Proprietary code readout protection (PCROP)	94
3.5.3	Write protection (WRP)	95
3.6	FLASH interrupts	96
3.7	FLASH registers	97
3.7.1	Flash access control register (FLASH_ACR)	97
3.7.2	Flash Power-down key register (FLASH_PDKEYR)	98
3.7.3	Flash key register (FLASH_KEYR)	99
3.7.4	Flash option key register (FLASH_OPTKEYR)	99
3.7.5	Flash status register (FLASH_SR)	100
3.7.6	Flash control register (FLASH_CR)	102
3.7.7	Flash ECC register (FLASH_ECCR)	103
3.7.8	Flash option register (FLASH_OPTR)	104
3.7.9	Flash PCROP Start address register (FLASH_PCROP1SR)	106
3.7.10	Flash PCROP End address register (FLASH_PCROP1ER)	107
3.7.11	Flash WRP area A address register (FLASH_WRP1AR)	107
3.7.12	Flash WRP area B address register (FLASH_WRP1BR)	108
3.7.13	FLASH register map	109
4	Firewall (FW)	111
4.1	Introduction	111
4.2	Firewall main features	111
4.3	Firewall functional description	112
4.3.1	Firewall AMBA bus snoop	112
4.3.2	Functional requirements	112
4.3.3	Firewall segments	113
4.3.4	Segment accesses and properties	114
4.3.5	Firewall initialization	115
4.3.6	Firewall states	116

4.4	Firewall registers	118
4.4.1	Code segment start address (FW_CSSA)	118
4.4.2	Code segment length (FW_CSL)	118
4.4.3	Non-volatile data segment start address (FW_NVDSOA)	119
4.4.4	Non-volatile data segment length (FW_NVDSL)	119
4.4.5	Volatile data segment start address (FW_VSOA)	120
4.4.6	Volatile data segment length (FW_VDSL)	120
4.4.7	Configuration register (FW_CR)	121
4.4.8	Firewall register map	122
5	Power control (PWR)	123
5.1	Power supplies	123
5.1.1	Independent analog peripherals supply	125
5.1.2	Independent USB transceivers supply	126
5.1.3	Independent LCD supply	126
5.1.4	Battery backup domain	127
5.1.5	Voltage regulator	128
5.1.6	VDD12 domain	129
5.1.7	Dynamic voltage scaling management	130
5.2	Power supply supervisor	131
5.2.1	Power-on reset (POR) / power-down reset (PDR) / brown-out reset (BOR)	131
5.2.2	Programmable voltage detector (PVD)	132
5.2.3	Peripheral Voltage Monitoring (PVM)	133
5.3	Low-power modes	134
5.3.1	Run mode	141
5.3.2	Low-power run mode (LP run)	141
5.3.3	Low power modes	142
5.3.4	Sleep mode	143
5.3.5	Low-power sleep mode (LP sleep)	144
5.3.6	Stop 0 mode	145
5.3.7	Stop 1 mode	147
5.3.8	Stop 2 mode	148
5.3.9	Standby mode	150
5.3.10	Shutdown mode	153
5.3.11	Auto-wakeup from low-power mode	154
5.4	PWR registers	155

5.4.1	Power control register 1 (PWR_CR1)	155
5.4.2	Power control register 2 (PWR_CR2)	156
5.4.3	Power control register 3 (PWR_CR3)	157
5.4.4	Power control register 4 (PWR_CR4)	158
5.4.5	Power status register 1 (PWR_SR1)	159
5.4.6	Power status register 2 (PWR_SR2)	160
5.4.7	Power status clear register (PWR_SCR)	161
5.4.8	Power Port A pull-up control register (PWR_PUCRA)	162
5.4.9	Power Port A pull-down control register (PWR_PDCRA)	163
5.4.10	Power Port B pull-up control register (PWR_PUCRB)	163
5.4.11	Power Port B pull-down control register (PWR_PDCRB)	164
5.4.12	Power Port C pull-up control register (PWR_PUCRC)	164
5.4.13	Power Port C pull-down control register (PWR_PDCRC)	165
5.4.14	Power Port D pull-up control register (PWR_PUCRD)	165
5.4.15	Power Port D pull-down control register (PWR_PDCRD)	166
5.4.16	Power Port E pull-up control register (PWR_PUCRE)	166
5.4.17	Power Port E pull-down control register (PWR_PDCRE)	167
5.4.18	Power Port H pull-up control register (PWR_PUCRH)	167
5.4.19	Power Port H pull-down control register (PWR_PDCRH)	168
5.4.20	PWR register map and reset value table	169
6	Reset and clock control (RCC)	171
6.1	Reset	171
6.1.1	Power reset	171
6.1.2	System reset	171
6.1.3	Backup domain reset	172
6.2	Clocks	173
6.2.1	HSE clock	177
6.2.2	HSI16 clock	179
6.2.3	MSI clock	180
6.2.4	HSI48 clock	181
6.2.5	PLL	181
6.2.6	LSE clock	182
6.2.7	LSI clock	182
6.2.8	System clock (SYSCLK) selection	182
6.2.9	Clock source frequency versus voltage scaling	183
6.2.10	Clock security system (CSS)	183

6.2.11	Clock security system on LSE	184
6.2.12	ADC clock	184
6.2.13	RTC clock	184
6.2.14	Timer clock	185
6.2.15	Watchdog clock	185
6.2.16	Clock-out capability	185
6.2.17	Internal/external clock measurement with TIM15/TIM16	185
6.2.18	Peripheral clock enable register (RCC_AHBxENR, RCC_APBxENRy)	187
6.3	Low-power modes	188
6.4	RCC registers	189
6.4.1	Clock control register (RCC_CR)	189
6.4.2	Internal clock sources calibration register (RCC_ICSCR)	192
6.4.3	Clock configuration register (RCC_CFGR)	192
6.4.4	PLL configuration register (RCC_PLLCFGR)	194
6.4.5	PLLSAI1 configuration register (RCC_PLLSAI1CFGR)	197
6.4.6	Clock interrupt enable register (RCC_CIER)	200
6.4.7	Clock interrupt flag register (RCC_CIFR)	202
6.4.8	Clock interrupt clear register (RCC_CICR)	203
6.4.9	AHB1 peripheral reset register (RCC_AHB1RSTR)	204
6.4.10	AHB2 peripheral reset register (RCC_AHB2RSTR)	205
6.4.11	AHB3 peripheral reset register (RCC_AHB3RSTR)	207
6.4.12	APB1 peripheral reset register 1 (RCC_APB1RSTR1)	207
6.4.13	APB1 peripheral reset register 2 (RCC_APB1RSTR2)	210
6.4.14	APB2 peripheral reset register (RCC_APB2RSTR)	211
6.4.15	AHB1 peripheral clock enable register (RCC_AHB1ENR)	212
6.4.16	AHB2 peripheral clock enable register (RCC_AHB2ENR)	214
6.4.17	AHB3 peripheral clock enable register (RCC_AHB3ENR)	215
6.4.18	APB1 peripheral clock enable register 1 (RCC_APB1ENR1)	216
6.4.19	APB1 peripheral clock enable register 2 (RCC_APB1ENR2)	218
6.4.20	APB2 peripheral clock enable register (RCC_APB2ENR)	220
6.4.21	AHB1 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB1SMENR)	221
6.4.22	AHB2 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB2SMENR)	222
6.4.23	AHB3 peripheral clocks enable in Sleep and Stop modes register (RCC_AHB3SMENR)	224

6.4.24	APB1 peripheral clocks enable in Sleep and Stop modes register 1 (RCC_APB1SMENR1)	224
6.4.25	APB1 peripheral clocks enable in Sleep and Stop modes register 2 (RCC_APB1SMENR2)	227
6.4.26	APB2 peripheral clocks enable in Sleep and Stop modes register (RCC_APB2SMENR)	229
6.4.27	Peripherals independent clock configuration register (RCC_CCIPR)	230
6.4.28	Backup domain control register (RCC_BDCR)	232
6.4.29	Control/status register (RCC_CSR)	234
6.4.30	Clock recovery RC register (RCC_CRRCR)	236
6.4.31	Peripherals independent clock configuration register (RCC_CCIPR2)	237
6.4.32	RCC register map	237
7	Clock recovery system (CRS)	242
7.1	Introduction	242
7.2	CRS main features	242
7.3	CRS functional description	243
7.3.1	CRS block diagram	243
7.3.2	Synchronization input	243
7.3.3	Frequency error measurement	244
7.3.4	Frequency error evaluation and automatic trimming	245
7.3.5	CRS initialization and configuration	245
7.4	CRS low-power modes	246
7.5	CRS interrupts	246
7.6	CRS registers	247
7.6.1	CRS control register (CRS_CR)	247
7.6.2	CRS configuration register (CRS_CFGR)	248
7.6.3	CRS interrupt and status register (CRS_ISR)	249
7.6.4	CRS interrupt flag clear register (CRS_ICR)	251
7.6.5	CRS register map	252
8	General-purpose I/Os (GPIO)	253
8.1	Introduction	253
8.2	GPIO main features	253
8.3	GPIO functional description	253
8.3.1	General-purpose I/O (GPIO)	256
8.3.2	I/O pin alternate function multiplexer and mapping	256

8.3.3	I/O port control registers	257
8.3.4	I/O port data registers	257
8.3.5	I/O data bitwise handling	257
8.3.6	GPIO locking mechanism	258
8.3.7	I/O alternate function input/output	258
8.3.8	External interrupt/wakeup lines	258
8.3.9	Input configuration	258
8.3.10	Output configuration	259
8.3.11	Alternate function configuration	260
8.3.12	Analog configuration	261
8.3.13	Using the HSE or LSE oscillator pins as GPIOs	262
8.3.14	Using the GPIO pins in the RTC supply domain	262
8.3.15	Using PH3 as GPIO	262
8.4	GPIO registers	263
8.4.1	GPIO port mode register (GPIOx_MODER) (x = A..E and H)	263
8.4.2	GPIO port output type register (GPIOx_OTYPER) (x = A..E and H)	263
8.4.3	GPIO port output speed register (GPIOx_OSPEEDR) (x = A..E and H)	264
8.4.4	GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A..E and H)	264
8.4.5	GPIO port input data register (GPIOx_IDR) (x = A..E and H)	265
8.4.6	GPIO port output data register (GPIOx_ODR) (x = A..E and H)	265
8.4.7	GPIO port bit set/reset register (GPIOx_BSRR) (x = A..E and H)	265
8.4.8	GPIO port configuration lock register (GPIOx_LCKR) (x = A..E and H)	266
8.4.9	GPIO alternate function low register (GPIOx_AFRL) (x = A..E and H)	267
8.4.10	GPIO alternate function high register (GPIOx_AFRH) (x = A..E and H)	268
8.4.11	GPIO port bit reset register (GPIOx_BRR) (x = A..E and H)	268
8.4.12	GPIO register map	269
9	System configuration controller (SYSCFG)	271
9.1	SYSCFG main features	271
9.2	SYSCFG registers	271
9.2.1	SYSCFG memory remap register (SYSCFG_MEMRMP)	271
9.2.2	SYSCFG configuration register 1 (SYSCFG_CFGR1)	272
9.2.3	SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)	273

9.2.4	SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)	275
9.2.5	SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)	276
9.2.6	SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)	278
9.2.7	SYSCFG SRAM2 control and status register (SYSCFG_SCSR)	279
9.2.8	SYSCFG configuration register 2 (SYSCFG_CFGR2)	280
9.2.9	SYSCFG SRAM2 write protection register (SYSCFG_SWPR)	281
9.2.10	SYSCFG SRAM2 key register (SYSCFG_SKR)	281
9.2.11	SYSCFG register map	282
10	Peripherals interconnect matrix	283
10.1	Introduction	283
10.2	Connection summary	283
10.3	Interconnection details	284
10.3.1	From timer (TIM1/TIM2/TIM15/TIM16) to timer (TIM1/TIM2/TIM15/TIM16)	284
10.3.2	From timer (TIM1/TIM2/TIM6/TIM15) and EXTI to ADC (ADC1)	285
10.3.3	From ADC (ADC1) to timer (TIM1)	285
10.3.4	From timer (TIM2/TIM6/TIM7) and EXTI to DAC (DAC1/DAC2)	286
10.3.5	From HSE, LSE, LSI, MSI, MCO, RTC to timer (TIM2/TIM15/TIM16)	286
10.3.6	From RTC, COMP1, COMP2 to low-power timer (LPTIM1/LPTIM2) ..	286
10.3.7	From timer (TIM1/TIM2/TIM15) to comparators (COMP1/COMP2)	287
10.3.8	From USB to timer (TIM2)	287
10.3.9	From internal analog source to ADC (ADC1) and OPAMP (OPAMP1)	287
10.3.10	From comparators (COMP1/COMP2) to timers (TIM1/TIM2/TIM15/TIM16)	288
10.3.11	From system errors to timers (TIM1/TIM15/TIM16)	288
10.3.12	From timers (TIM16) to IRTIM	289
11	Direct memory access controller (DMA)	290
11.1	Introduction	290
11.2	DMA main features	290

11.3	DMA implementation	290
11.4	DMA functional description	291
11.4.1	DMA transactions	291
11.4.2	Arbiter	292
11.4.3	DMA channels	292
11.4.4	Programmable data width, data alignment and endians	294
11.4.5	Error management	295
11.4.6	DMA interrupts	295
11.4.7	DMA request mapping	296
11.5	DMA registers	300
11.5.1	DMA interrupt status register (DMA_ISR)	300
11.5.2	DMA interrupt flag clear register (DMA_IFCR)	301
11.5.3	DMA channel x configuration register (DMA_CCRx) (x = 1..7, where x = channel number)	302
11.5.4	DMA channel x number of data register (DMA_CNDTRx) (x = 1..7, where x = channel number)	304
11.5.5	DMA channel x peripheral address register (DMA_CPARx) (x = 1..7, where x = channel number)	304
11.5.6	DMA channel x memory address register (DMA_CMARx) (x = 1..7, where x = channel number)	305
11.5.7	DMA1 channel selection register (DMA1_CSELR)	306
11.5.8	DMA2 channel selection register (DMA2_CSELR)	308
11.5.9	DMA register map	310
12	Nested vectored interrupt controller (NVIC)	313
12.1	NVIC main features	313
12.2	SysTick calibration value register	313
12.3	Interrupt and exception vectors	314
13	Extended interrupts and events controller (EXTI)	318
13.1	Introduction	318
13.2	EXTI main features	318
13.3	EXTI functional description	318
13.3.1	EXTI block diagram	319
13.3.2	Wakeup event management	319
13.3.3	Peripherals asynchronous Interrupts	320
13.3.4	Hardware interrupt selection	320

13.3.5	Hardware event selection	320
13.3.6	Software interrupt/event selection	320
13.4	EXTI interrupt/event line mapping	320
13.5	EXTI registers	323
13.5.1	Interrupt mask register 1 (EXTI_IMR1)	323
13.5.2	Event mask register 1 (EXTI_EMR1)	323
13.5.3	Rising trigger selection register 1 (EXTI_RTZR1)	324
13.5.4	Falling trigger selection register 1 (EXTI_FTSR1)	324
13.5.5	Software interrupt event register 1 (EXTI_SWIER1)	325
13.5.6	Pending register 1 (EXTI_PR1)	326
13.5.7	Interrupt mask register 2 (EXTI_IMR2)	326
13.5.8	Event mask register 2 (EXTI_EMR2)	327
13.5.9	Rising trigger selection register 2 (EXTI_RTZR2)	327
13.5.10	Falling trigger selection register 2 (EXTI_FTSR2)	328
13.5.11	Software interrupt event register 2 (EXTI_SWIER2)	328
13.5.12	Pending register 2 (EXTI_PR2)	329
13.5.13	EXTI register map	330
14	Cyclic redundancy check calculation unit (CRC)	331
14.1	Introduction	331
14.2	CRC main features	331
14.3	CRC functional description	332
14.3.1	CRC block diagram	332
14.3.2	CRC internal signals	332
14.3.3	CRC operation	332
14.4	CRC registers	334
14.4.1	Data register (CRC_DR)	334
14.4.2	Independent data register (CRC_IDR)	334
14.4.3	Control register (CRC_CR)	335
14.4.4	Initial CRC value (CRC_INIT)	335
14.4.5	CRC polynomial (CRC_POL)	336
14.4.6	CRC register map	336
15	Quad-SPI interface (QUADSPI)	337
15.1	Introduction	337
15.2	QUADSPI main features	337

15.3	QUADSPI functional description	337
15.3.1	QUADSPI block diagram	337
15.3.2	QUADSPI pins	338
15.3.3	QUADSPI Command sequence	339
15.3.4	QUADSPI signal interface protocol modes	341
15.3.5	QUADSPI indirect mode	343
15.3.6	QUADSPI status flag polling mode	345
15.3.7	QUADSPI memory-mapped mode	345
15.3.8	QUADSPI Flash memory configuration	346
15.3.9	QUADSPI delayed data sampling	346
15.3.10	QUADSPI configuration	346
15.3.11	QUADSPI usage	347
15.3.12	Sending the instruction only once	349
15.3.13	QUADSPI error management	349
15.3.14	QUADSPI busy bit and abort functionality	350
15.3.15	nCS behavior	350
15.4	QUADSPI interrupts	352
15.5	QUADSPI registers	353
15.5.1	QUADSPI control register (QUADSPI_CR)	353
15.5.2	QUADSPI device configuration register (QUADSPI_DCR)	356
15.5.3	QUADSPI status register (QUADSPI_SR)	357
15.5.4	QUADSPI flag clear register (QUADSPI_FCR)	358
15.5.5	QUADSPI data length register (QUADSPI_DLR)	358
15.5.6	QUADSPI communication configuration register (QUADSPI_CCR)	359
15.5.7	QUADSPI address register (QUADSPI_AR)	361
15.5.8	QUADSPI alternate bytes registers (QUADSPI_ABR)	362
15.5.9	QUADSPI data register (QUADSPI_DR)	362
15.5.10	QUADSPI polling status mask register (QUADSPI_PSMKR)	363
15.5.11	QUADSPI polling status match register (QUADSPI_PSMAR)	363
15.5.12	QUADSPI polling interval register (QUADSPI_PIR)	364
15.5.13	QUADSPI low-power timeout register (QUADSPI_LPTR)	364
15.5.14	QUADSPI register map	365
16	Analog-to-digital converters (ADC)	366
16.1	Introduction	366
16.2	ADC main features	367

16.3	ADC implementation	368
16.4	ADC functional description	369
16.4.1	ADC block diagram	369
16.4.2	Pins and internal signals	370
16.4.3	Clocks	370
16.4.4	ADC1 connectivity	372
16.4.5	Slave AHB interface	374
16.4.6	ADC Deep-power-down mode (DEEPPWD) & ADC Voltage Regulator (ADVREGEN)	374
16.4.7	Single-ended and differential input channels	375
16.4.8	Calibration (ADCAL, ADCALDIF, ADC_CALFACT)	375
16.4.9	ADC on-off control (ADEN, ADDIS, ADRDY)	378
16.4.10	Constraints when writing the ADC control bits	379
16.4.11	Channel selection (SQRx, JSQRx)	380
16.4.12	Channel-wise programmable sampling time (SMPR1, SMPR2)	381
16.4.13	Single conversion mode (CONT=0)	381
16.4.14	Continuous conversion mode (CONT=1)	382
16.4.15	Starting conversions (ADSTART, JADSTART)	383
16.4.16	Timing	383
16.4.17	Stopping an ongoing conversion (ADSTP, JADSTP)	384
16.4.18	Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)	386
16.4.19	Injected channel management	388
16.4.20	Discontinuous mode (DISCEN, DISCNUM, JDISCEN)	389
16.4.21	Queue of context for injected conversions	390
16.4.22	Programmable resolution (RES) - fast conversion mode	398
16.4.23	End of conversion, end of sampling phase (EOC, JEOC, EOSMP)	399
16.4.24	End of conversion sequence (EOS, JEOS)	399
16.4.25	Timing diagrams example (single/continuous modes, hardware/software triggers)	400
16.4.26	Data management	402
16.4.27	Managing conversions using the DFSDM	407
16.4.28	Dynamic low-power features	408
16.4.29	Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)	413
16.4.30	Oversampler	417
16.4.31	Temperature sensor	422
16.4.32	VBAT supply monitoring	423

16.4.33	Monitoring the internal voltage reference	424
16.5	ADC interrupts	426
16.6	ADC registers	427
16.6.1	ADC interrupt and status register (ADC_ISR)	427
16.6.2	ADC interrupt enable register (ADC_IER)	429
16.6.3	ADC control register (ADC_CR)	431
16.6.4	ADC configuration register (ADC_CFGR)	434
16.6.5	ADC configuration register 2 (ADC_CFGR2)	438
16.6.6	ADC sample time register 1 (ADC_SMPR1)	440
16.6.7	ADC sample time register 2 (ADC_SMPR2)	441
16.6.8	ADC watchdog threshold register 1 (ADC_TR1)	441
16.6.9	ADC watchdog threshold register 2 (ADC_TR2)	442
16.6.10	ADC watchdog threshold register 3 (ADC_TR3)	443
16.6.11	ADC regular sequence register 1 (ADC_SQR1)	444
16.6.12	ADC regular sequence register 2 (ADC_SQR2)	445
16.6.13	ADC regular sequence register 3 (ADC_SQR3)	446
16.6.14	ADC regular sequence register 4 (ADC_SQR4)	447
16.6.15	ADC regular Data Register (ADC_DR)	447
16.6.16	ADC injected sequence register (ADC_JSQR)	448
16.6.17	ADC offset register (ADC_OFrY) (y=1..4)	449
16.6.18	ADC injected data register (ADC_JDRy, y= 1..4)	450
16.6.19	ADC Analog Watchdog 2 Configuration Register (ADC_AWD2CR)	451
16.6.20	ADC Analog Watchdog 3 Configuration Register (ADC_AWD3CR)	451
16.6.21	ADC Differential mode Selection Register (ADC_DIFSEL)	452
16.6.22	ADC Calibration Factors (ADC_CALFACT)	452
16.7	ADC common registers	453
16.7.1	ADC Common status register (ADC_CSR)	453
16.7.2	ADC common control register (ADC_CCR)	454
16.7.3	ADC register map	456
17	Digital-to-analog converter (DAC)	459
17.1	Introduction	459
17.2	DAC main features	459
17.3	DAC implementation	459
17.4	DAC functional description	461
17.4.1	DAC block diagram	461

17.4.2	DAC channel enable	462
17.4.3	DAC data format	462
17.4.4	DAC conversion	463
17.4.5	DAC output voltage	464
17.4.6	DAC trigger selection	464
17.4.7	DMA request	465
17.4.8	Noise generation	465
17.4.9	Triangle-wave generation	466
17.4.10	DAC channel modes	467
17.4.11	DAC channel buffer calibration	471
17.4.12	Dual DAC channel conversion (if available)	472
17.5	DAC low-power modes	477
17.6	DAC registers	478
17.6.1	DAC control register (DAC_CR)	478
17.6.2	DAC software trigger register (DAC_SWTRGR)	481
17.6.3	DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)	481
17.6.4	DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)	481
17.6.5	DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)	482
17.6.6	DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)	482
17.6.7	DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)	483
17.6.8	DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)	483
17.6.9	Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)	483
17.6.10	DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD)	484
17.6.11	DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD)	484
17.6.12	DAC channel1 data output register (DAC_DOR1)	485
17.6.13	DAC channel2 data output register (DAC_DOR2)	485
17.6.14	DAC status register (DAC_SR)	485
17.6.15	DAC calibration control register (DAC_CCR)	486
17.6.16	DAC mode control register (DAC_MCR)	487
17.6.17	DAC Sample and Hold sample time register 1 (DAC_SHSR1)	488

17.6.18 DAC Sample and Hold sample time register 2 (DAC_SHSR2) 489

17.6.19 DAC Sample and Hold hold time register (DAC_SHHR) 489

17.6.20 DAC Sample and Hold refresh time register (DAC_SHRR) 490

17.6.21 DAC register map 491

18 Voltage reference buffer (VREFBUF) 493

18.1 Introduction 493

18.2 VREFBUF functional description 493

18.3 VREFBUF registers 493

18.3.1 VREFBUF control and status register (VREFBUF_CSR) 493

18.3.2 VREFBUF calibration control register (VREFBUF_CCR) 494

18.3.3 VREFBUF register map 495

19 Comparator (COMP) 496

19.1 Introduction 496

19.2 COMP main features 496

19.3 COMP functional description 497

19.3.1 COMP block diagram 497

19.3.2 COMP pins and internal signals 497

19.3.3 COMP reset and clocks 499

19.3.4 Comparator LOCK mechanism 499

19.3.5 Window comparator 499

19.3.6 Hysteresis 500

19.3.7 Comparator output blanking function 501

19.3.8 COMP power and speed modes 501

19.4 COMP low-power modes 502

19.5 COMP interrupts 502

19.6 COMP registers 503

19.6.1 Comparator 1 control and status register (COMP1_CSR) 503

19.6.2 Comparator 2 control and status register (COMP2_CSR) 505

19.6.3 COMP register map 508

20 Operational amplifiers (OPAMP) 509

20.1 Introduction 509

20.2 OPAMP main features 509

20.3 OPAMP functional description 509

20.3.1	OPAMP reset and clocks	509
20.3.2	Initial configuration	510
20.3.3	Signal routing	510
20.3.4	OPAMP modes	510
20.3.5	Calibration	514
20.4	OPAMP low-power modes	516
20.5	OPAMP registers	517
20.5.1	OPAMP1 control/status register (OPAMP1_CSR)	517
20.5.2	OPAMP1 offset trimming register in normal mode (OPAMP1_OTR)	518
20.5.3	OPAMP1 offset trimming register in low-power mode (OPAMP1_LPOTR)	518
20.5.4	OPAMP register map	519
21	Digital filter for sigma delta modulators (DFSDM)	520
21.1	Introduction	520
21.2	DFSDM main features	521
21.3	DFSDM implementation	522
21.4	DFSDM functional description	523
21.4.1	DFSDM block diagram	523
21.4.2	DFSDM pins and internal signals	524
21.4.3	DFSDM reset and clocks	525
21.4.4	Serial channel transceivers	526
21.4.5	Configuring the input serial interface	535
21.4.6	Parallel data inputs	535
21.4.7	Channel selection	537
21.4.8	Digital filter configuration	537
21.4.9	Integrator unit	539
21.4.10	Analog watchdog	539
21.4.11	Short-circuit detector	542
21.4.12	Extreme detector	542
21.4.13	Data unit block	543
21.4.14	Signed data format	544
21.4.15	Launching conversions	544
21.4.16	Continuous and fast continuous modes	545
21.4.17	Request precedence	545
21.4.18	Power optimization in run mode	546
21.5	DFSDM interrupts	546

21.6	DFSDM DMA transfer	548
21.7	DFSDM channel y registers (y=0..3)	548
21.7.1	DFSDM channel configuration y register (DFSDM_CHyCFGR1) (y=0..3)	548
21.7.2	DFSDM channel configuration y register (DFSDM_CHyCFGR2) (y=0..3)	551
21.7.3	DFSDM channel analog watchdog and short-circuit detector register (DFSDM_CHyAWSCDR) (y=0..3)	551
21.7.4	DFSDM channel watchdog filter data register (DFSDM_CHyWDATR) (y=0..3)	552
21.7.5	DFSDM channel data input register (DFSDM_CHyDATINR) (y=0..3)	553
21.8	DFSDM filter x module registers (x=0..1)	554
21.8.1	DFSDM control register 1 (DFSDM_FLTxCR1)	554
21.8.2	DFSDM control register 2 (DFSDM_FLTxCR2)	556
21.8.3	DFSDM interrupt and status register (DFSDM_FLTxISR)	557
21.8.4	DFSDM interrupt flag clear register (DFSDM_FLTxICR)	559
21.8.5	DFSDM injected channel group selection register (DFSDM_FLTxJCHGR)	560
21.8.6	DFSDM filter control register (DFSDM_FLTxFCR)	560
21.8.7	DFSDM data register for injected group (DFSDM_FLTxJDATAR)	561
21.8.8	DFSDM data register for the regular channel (DFSDM_FLTxRDATAR)	562
21.8.9	DFSDM analog watchdog high threshold register (DFSDM_FLTxAWHTR)	563
21.8.10	DFSDM analog watchdog low threshold register (DFSDM_FLTxAWLTR)	563
21.8.11	DFSDM analog watchdog status register (DFSDM_FLTxAWSR)	564
21.8.12	DFSDM analog watchdog clear flag register (DFSDM_FLTxAWCFR)	565
21.8.13	DFSDM Extremes detector maximum register (DFSDM_FLTxEXMAX)	565
21.8.14	DFSDM Extremes detector minimum register (DFSDM_FLTxEXMIN)	566
21.8.15	DFSDM conversion timer register (DFSDM_FLTxCNVTIMR)	566
21.8.16	DFSDM register map	567
22	Liquid crystal display controller (LCD)	573
22.1	Introduction	573
22.2	LCD main features	574

22.3	LCD functional description	575
22.3.1	General description	575
22.3.2	Frequency generator	576
22.3.3	Common driver	577
22.3.4	Segment driver	580
22.3.5	Voltage generator and contrast control	584
22.3.6	Double buffer memory	588
22.3.7	COM and SEG multiplexing	588
22.3.8	Flowchart	593
22.4	LCD low-power modes	594
22.5	LCD interrupts	594
22.6	LCD registers	595
22.6.1	LCD control register (LCD_CR)	595
22.6.2	LCD frame control register (LCD_FCR)	596
22.6.3	LCD status register (LCD_SR)	599
22.6.4	LCD clear register (LCD_CLR)	600
22.6.5	LCD display memory (LCD_RAM)	601
22.6.6	LCD register map	601
23	Touch sensing controller (TSC)	604
23.1	Introduction	604
23.2	TSC main features	604
23.3	TSC functional description	605
23.3.1	TSC block diagram	605
23.3.2	Surface charge transfer acquisition overview	605
23.3.3	Reset and clocks	607
23.3.4	Charge transfer acquisition sequence	608
23.3.5	Spread spectrum feature	609
23.3.6	Max count error	609
23.3.7	Sampling capacitor I/O and channel I/O mode selection	610
23.3.8	Acquisition mode	611
23.3.9	I/O hysteresis and analog switch control	611
23.4	TSC low-power modes	612
23.5	TSC interrupts	612
23.6	TSC registers	613
23.6.1	TSC control register (TSC_CR)	613

23.6.2	TSC interrupt enable register (TSC_IER)	615
23.6.3	TSC interrupt clear register (TSC_ICR)	616
23.6.4	TSC interrupt status register (TSC_ISR)	617
23.6.5	TSC I/O hysteresis control register (TSC_IOHCR)	617
23.6.6	TSC I/O analog switch control register (TSC_IOASCR)	618
23.6.7	TSC I/O sampling control register (TSC_IOSCR)	618
23.6.8	TSC I/O channel control register (TSC_IOCCR)	619
23.6.9	TSC I/O group control status register (TSC_IQGCSR)	619
23.6.10	TSC I/O group x counter register (TSC_IQGxCR) (x = 1..7)	620
23.6.11	TSC register map	621
24	True Random Number Generator (RNG)	623
24.1	Introduction	623
24.2	RNG main features	623
24.3	RNG functional description	623
24.3.1	RNG block diagram	623
24.3.2	RNG internal signals	624
24.3.3	Random number generation	624
24.3.4	RNG initialization	627
24.3.5	RNG operation	627
24.3.6	RNG clocking	627
24.3.7	Error management	628
24.4	RNG low-power usage	628
24.5	RNG interrupts	628
24.6	RNG processing time	629
24.7	Entropy source validation	629
24.7.1	Introduction	629
24.7.2	Validation conditions	629
24.7.3	Data collection	629
24.8	RNG registers	630
24.8.1	RNG control register (RNG_CR)	630
24.8.2	RNG status register (RNG_SR)	630
24.8.3	RNG data register (RNG_DR)	631
24.8.4	RNG register map	632
25	Advanced encryption standard hardware accelerator (AES)	633

25.1	Introduction	633
25.2	AES main features	633
25.3	AES functional description	634
25.4	Encryption and derivation keys	635
25.5	AES chaining algorithms	636
25.5.1	Electronic codebook (ECB)	636
25.5.2	Cipher block chaining (CBC)	637
25.5.3	Counter Mode (CTR)	641
25.6	Galois counter mode (GCM)	642
25.7	AES cipher message authentication code mode (CMAC)	645
25.8	Data type	647
25.9	Operating modes	649
25.9.1	Mode 1: encryption	649
25.9.2	Mode 2: key derivation	650
25.9.3	Mode 3: decryption	651
25.9.4	Mode 4: key derivation and decryption	651
25.10	AES DMA interface	652
25.11	Error flags	653
25.12	Processing time	654
25.13	AES interrupts	655
25.14	AES registers	656
25.14.1	AES control register (AES_CR)	656
25.14.2	AES status register (AES_SR)	658
25.14.3	AES data input register (AES_DINR)	660
25.14.4	AES data output register (AES_DOUTR)	660
25.14.5	AES key register 0 (AES_KEYR0) (LSB: key [31:0])	661
25.14.6	AES key register 1 (AES_KEYR1) (key[63:32])	661
25.14.7	AES key register 2 (AES_KEYR2) (key [95:64])	662
25.14.8	AES key register 3 (AES_KEYR3) (MSB: key[127:96])	662
25.14.9	AES initialization vector register 0 (AES_IVR0) (LSB: IVR[31:0])	662
25.14.10	AES initialization vector register 1 (AES_IVR1) (IVR[63:32])	663
25.14.11	AES initialization vector register 2 (AES_IVR2) (IVR[95:64])	664
25.14.12	AES initialization vector register 3 (AES_IVR3) (MSB: IVR[127:96])	664
25.14.13	AES key register 4 (AES_KEYR4) (key[159:128])	664
25.14.14	AES key register 5 (AES_KEYR5) (key[191:160])	665

25.14.15	AES key register 6 (AES_KEYR6) (key[223:192])	665
25.14.16	AES key register 7 (AES_KEYR7) (MSB: key[255:224])	665
25.14.17	AES Suspend registers (AES_SUSPxR) (x = 0..7)	667
25.14.18	AES register map	667
26	Advanced-control timers (TIM1)	669
26.1	TIM1 introduction	669
26.2	TIM1 main features	669
26.3	TIM1 functional description	671
26.3.1	Time-base unit	671
26.3.2	Counter modes	673
26.3.3	Repetition counter	684
26.3.4	External trigger input	686
26.3.5	Clock selection	687
26.3.6	Capture/compare channels	691
26.3.7	Input capture mode	694
26.3.8	PWM input mode	695
26.3.9	Forced output mode	695
26.3.10	Output compare mode	696
26.3.11	PWM mode	697
26.3.12	Asymmetric PWM mode	700
26.3.13	Combined PWM mode	701
26.3.14	Combined 3-phase PWM mode	702
26.3.15	Complementary outputs and dead-time insertion	703
26.3.16	Using the break function	705
26.3.17	Bidirectional break inputs	711
26.3.18	Clearing the OCxREF signal on an external event	712
26.3.19	6-step PWM generation	713
26.3.20	One-pulse mode	714
26.3.21	Retriggerable one pulse mode (OPM)	715
26.3.22	Encoder interface mode	716
26.3.23	UIF bit remapping	718
26.3.24	Timer input XOR function	719
26.3.25	Interfacing with Hall sensors	719
26.3.26	Timer synchronization	722
26.3.27	ADC synchronization	726
26.3.28	DMA burst mode	726

26.3.29	Debug mode	727
26.4	TIM1 registers	728
26.4.1	TIM1 control register 1 (TIMx_CR1)	728
26.4.2	TIM1 control register 2 (TIMx_CR2)	729
26.4.3	TIM1 slave mode control register (TIMx_SMCR)	732
26.4.4	TIM1 DMA/interrupt enable register (TIMx_DIER)	734
26.4.5	TIM1 status register (TIMx_SR)	736
26.4.6	TIM1 event generation register (TIMx_EGR)	738
26.4.7	TIM1 capture/compare mode register 1 (TIMx_CCMR1)	739
26.4.8	TIM1 capture/compare mode register 2 (TIMx_CCMR2)	743
26.4.9	TIM1 capture/compare enable register (TIMx_CCER)	745
26.4.10	TIM1 counter (TIMx_CNT)	749
26.4.11	TIM1 prescaler (TIMx_PSC)	749
26.4.12	TIM1 auto-reload register (TIMx_ARR)	749
26.4.13	TIM1 repetition counter register (TIMx_RCR)	750
26.4.14	TIM1 capture/compare register 1 (TIMx_CCR1)	750
26.4.15	TIM1 capture/compare register 2 (TIMx_CCR2)	751
26.4.16	TIM1 capture/compare register 3 (TIMx_CCR3)	751
26.4.17	TIM1 capture/compare register 4 (TIMx_CCR4)	752
26.4.18	TIM1 break and dead-time register (TIMx_BDTR)	752
26.4.19	TIM1 DMA control register (TIMx_DCR)	755
26.4.20	TIM1 DMA address for full transfer (TIMx_DMAR)	756
26.4.21	TIM1 option register 1 (TIM1_OR1)	757
26.4.22	TIM1 capture/compare mode register 3 (TIMx_CCMR3)	757
26.4.23	TIM1 capture/compare register 5 (TIMx_CCR5)	758
26.4.24	TIM1 capture/compare register 6 (TIMx_CCR6)	759
26.4.25	TIM1 option register 2 (TIM1_OR2)	760
26.4.26	TIM1 option register 3 (TIM1_OR3)	761
26.4.27	TIM1 register map	763
27	General-purpose timer (TIM2/TIM3)	766
27.1	TIM2/TIM3 introduction	766
27.2	TIM2/TIM3 main features	766
27.3	TIM2/TIM3 functional description	768
27.3.1	Time-base unit	768
27.3.2	Counter modes	770
27.3.3	Clock selection	780

27.3.4	Capture/compare channels	784
27.3.5	Input capture mode	786
27.3.6	PWM input mode	787
27.3.7	Forced output mode	788
27.3.8	Output compare mode	789
27.3.9	PWM mode	790
27.3.10	Asymmetric PWM mode	793
27.3.11	Combined PWM mode	794
27.3.12	Clearing the OCxREF signal on an external event	795
27.3.13	One-pulse mode	797
27.3.14	Retriggerable one pulse mode (OPM)	798
27.3.15	Encoder interface mode	799
27.3.16	UIF bit remapping	801
27.3.17	Timer input XOR function	801
27.3.18	Timers and external trigger synchronization	802
27.3.19	Timer synchronization	805
27.3.20	DMA burst mode	809
27.3.21	Debug mode	810
27.4	TIM2/TIM3 registers	811
27.4.1	TIMx control register 1 (TIMx_CR1)	811
27.4.2	TIMx control register 2 (TIMx_CR2)	812
27.4.3	TIMx slave mode control register (TIMx_SMCR)	814
27.4.4	TIMx DMA/Interrupt enable register (TIMx_DIER)	817
27.4.5	TIMx status register (TIMx_SR)	818
27.4.6	TIMx event generation register (TIMx_EGR)	819
27.4.7	TIMx capture/compare mode register 1 (TIMx_CCMR1)	820
27.4.8	TIMx capture/compare mode register 2 (TIMx_CCMR2)	824
27.4.9	TIMx capture/compare enable register (TIMx_CCER)	826
27.4.10	TIMx counter (TIMx_CNT)	827
27.4.11	TIMx prescaler (TIMx_PSC)	828
27.4.12	TIMx auto-reload register (TIMx_ARR)	828
27.4.13	TIMx capture/compare register 1 (TIMx_CCR1)	829
27.4.14	TIMx capture/compare register 2 (TIMx_CCR2)	829
27.4.15	TIMx capture/compare register 3 (TIMx_CCR3)	830
27.4.16	TIMx capture/compare register 4 (TIMx_CCR4)	830
27.4.17	TIMx DMA control register (TIMx_DCR)	831
27.4.18	TIMx DMA address for full transfer (TIMx_DMAR)	831

27.4.19	TIM2 option register 1 (TIM2_OR1)	832
27.4.20	TIM2 option register 2 (TIM2_OR2)	832
27.4.21	TIMx register map	833
28	General-purpose timers (TIM15/TIM16)	836
28.1	TIM15/TIM16 introduction	836
28.2	TIM15 main features	836
28.3	TIM16 main features	837
28.4	TIM15/TIM16 functional description	840
28.4.1	Time-base unit	840
28.4.2	Counter modes	842
28.4.3	Repetition counter	846
28.4.4	Clock selection	847
28.4.5	Capture/compare channels	849
28.4.6	Input capture mode	852
28.4.7	PWM input mode (only for TIM15)	853
28.4.8	Forced output mode	854
28.4.9	Output compare mode	854
28.4.10	PWM mode	855
28.4.11	Combined PWM mode (TIM15 only)	856
28.4.12	Complementary outputs and dead-time insertion	858
28.4.13	Using the break function	860
28.4.14	One-pulse mode	864
28.4.15	UIF bit remapping	865
28.4.16	Timer input XOR function (TIM15 only)	866
28.4.17	External trigger synchronization (TIM15 only)	867
28.4.18	Slave mode: Combined reset + trigger mode	869
28.4.19	DMA burst mode	869
28.4.20	Timer synchronization (TIM15)	871
28.4.21	Debug mode	871
28.5	TIM15 registers	872
28.5.1	TIM15 control register 1 (TIM15_CR1)	872
28.5.2	TIM15 control register 2 (TIM15_CR2)	873
28.5.3	TIM15 slave mode control register (TIM15_SMCR)	875
28.5.4	TIM15 DMA/interrupt enable register (TIM15_DIER)	876
28.5.5	TIM15 status register (TIM15_SR)	877
28.5.6	TIM15 event generation register (TIM15_EGR)	879