

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# STM32L452xx



# Ultra-low-power Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit MCU+FPU, 100DMIPS, up to 512KB Flash, 160KB SRAM, analog, audio, ext. SMPS

Datasheet - production data

#### **Features**

- Ultra-low-power with FlexPowerControl
  - 1.71 V to 3.6 V power supply
  - -40 °C to 85/125 °C temperature range
  - 145 nA in V<sub>BAT</sub> mode: supply for RTC and 32x32-bit backup registers
  - 22 nA Shutdown mode (5 wakeup pins)
  - 106 nA Standby mode (5 wakeup pins)
  - 375 nA Standby mode with RTC
  - 2.05 μA Stop 2 mode, 2.40 μA with RTC
  - 84 μA/MHz run mode (LDO Mode)
  - 36 μA/MHz run mode (@3.3 V SMPS Mode)
  - Batch acquisition mode (BAM)
  - 4 µs wakeup from Stop mode
  - Brown out reset (BOR)
  - Interconnect matrix
- Core: Arm<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator<sup>™</sup>) allowing 0-wait-state execution from Flash memory, frequency up to 80 MHz, MPU, 100DMIPS and DSP instructions
- · Performance benchmark
  - 1.25 DMIPS/MHz (Drystone 2.1)
  - 273.55 CoreMark<sup>®</sup> (3.42 CoreMark/MHz @ 80 MHz)
- · Energy benchmark
  - 245 ULPBench<sup>®</sup> score
- Clock Sources
  - 4 to 48 MHz crystal oscillator
  - 32 kHz crystal oscillator for RTC (LSE)
  - Internal 16 MHz factory-trimmed RC (±1%)
  - Internal low-power 32 kHz RC (±5%)
  - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)
  - Internal 48 MHz with clock recovery
  - 2 PLLs for system clock, audio, ADC









LQFP100 (14x14) UFBGA100 (7×7) WLCSP64 UFQFPN48 (7x7) LQFP64 (10x10) UFBGA64 (5x5)

- Up to 83 fast I/Os, most 5 V-tolerant
- RTC with HW calendar, alarms and calibration
- Up to 21 capacitive sensing channels: support touchkey, linear and rotary touch sensors
- 12x timers: 1x 16-bit advanced motor-control, 1x 32-bit and 3x 16-bit general purpose, 2x 16bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- Memories
  - Up to 512 KB single bank Flash, proprietary code readout protection
  - 160 KB of SRAM including 32 KB with hardware parity check
  - Quad SPI memory interface
- Rich analog peripherals (independent supply)
  - 1x 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
  - 1x 12-bit DAC output channels, low-power sample and hold
  - 1x operational amplifier with built-in PGA
  - 2x ultra-low-power comparators
  - Accurate 2.5 V or 2.048 V reference voltage buffered output
- 17x communication interfaces
  - USB 2.0 full-speed crystal less solution with LPM and BCD
  - 1x SAI (serial audio interface)
  - 4x I2C FM+(1 Mbit/s), SMBus/PMBus
  - 3x USARTs (ISO 7816, LIN, IrDA, modem)
  - 1x UART (LIN, IrDA, modem)
  - 1x LPUART (Stop 2 wake-up)
  - 3x SPIs (and 1x Quad SPI)
  - CAN (2.0B Active) and SDMMC interface
  - IRTIM (Infrared interface)

- 14-channel DMA controller
- True random number generator
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™
- All packages are ECOPACK2<sup>®</sup> compliant

### **Table 1. Device summary**

Reference Part numbers			
STM32L452xx	STM32L452CC, STM32L452RC, STM32L452VC, STM32L452CE, STM32L452RE, STM32L452VE		

2/212 DS11912 Rev 4

STM32L452xx Contents

# **Contents**

1	Intro	duction		12
2	Desc	ription		13
3	Func	tional o	verview	17
	3.1	Arm <sup>®</sup> C	Cortex <sup>®</sup> -M4 core with FPU	17
	3.2	Adaptiv	ve real-time memory accelerator (ART Accelerator™)	17
	3.3	Memor	y protection unit	17
	3.4	Embed	ded Flash memory	18
	3.5	Embed	ded SRAM	19
	3.6	Firewal	II	19
	3.7	Boot m	odes	20
	3.8	Cyclic r	redundancy check calculation unit (CRC)	20
	3.9		supply management	
		3.9.1	Power supply schemes	20
		3.9.2	Power supply supervisor	22
		3.9.3	Voltage regulator	23
		3.9.4	Low-power modes	23
		3.9.5	Reset mode	
		3.9.6	VBAT operation	
	3.10	Interco	nnect matrix	32
	3.11	Clocks	and startup	34
	3.12	Genera	al-purpose inputs/outputs (GPIOs)	37
	3.13	Direct r	memory access controller (DMA)	37
	3.14	Interrup	ots and events	38
		3.14.1	Nested vectored interrupt controller (NVIC)	38
		3.14.2	Extended interrupt/event controller (EXTI)	38
	3.15	Analog	to digital converter (ADC)	39
		3.15.1	Temperature sensor	39
		3.15.2	Internal voltage reference (VREFINT)	
		3.15.3	VBAT battery voltage monitoring	
	3.16	Digital 1	to analog converter (DAC)	40



6	Electr	rical characteristics8	8
5	Memo	ory mapping	4
4	Pinou	ts and pin description	7
		3.35.2 Embedded Trace Macrocell™	6
		3.35.1 Serial wire JTAG debug port (SWJ-DP)	
	3.35	Development support	6
	3.34	Quad SPI memory interface (QUADSPI)	4
	3.33	Clock recovery system (CRS)	4
	3.32	Universal serial bus (USB)	4
	3.31	Secure digital input/output and MultiMediaCards Interface (SDMMC) 5	3
	3.30	Controller area network (CAN)	3
	3.29	Serial audio interfaces (SAI)	2
	3.28	Serial peripheral interface (SPI)	2
	3.27	Low-power universal asynchronous receiver transmitter (LPUART) 5	
	3.26	Universal synchronous/asynchronous receiver transmitter (USART) 5	0
	3.25	Inter-integrated circuit interface (I <sup>2</sup> C)	9
	3.24	Real-time clock (RTC) and backup registers	
		3.23.8 SysTick timer	8
		3.23.7 System window watchdog (WWDG)	.7
		3.23.6 Independent watchdog (IWDG)	7
		3.23.5 Infrared interface (IRTIM)	
		3.23.4 Low-power timer (LPTIM1 and LPTIM2)	
		3.23.3 Basic timer (TIM6)	
		3.23.2 General-purpose timers (TIM2, TIM3, TIM15, TIM16)	
	3.23	Timers and watchdogs	
	3.22	Random number generator (RNG)	
		Digital filter for Sigma-Delta Modulators (DFSDM)	
	3.20		
	3.20	Touch sensing controller (TSC)	
	3.19	Operational amplifier (OPAMP)	
	3.18	Comparators (COMP)	
	3.17	Voltage reference buffer (VREFBUF)	.1

STM32L452xx Contents

6.1	Parame	eter conditions	88
	6.1.1	Minimum and maximum values	88
	6.1.2	Typical values	88
	6.1.3	Typical curves	88
	6.1.4	Loading capacitor	88
	6.1.5	Pin input voltage	88
	6.1.6	Power supply scheme	89
	6.1.7	Current consumption measurement	90
6.2	Absolut	te maximum ratings	90
6.3	Operati	ing conditions	93
	6.3.1	General operating conditions	93
	6.3.2	Operating conditions at power-up / power-down	94
	6.3.3	Embedded reset and power control block characteristics	94
	6.3.4	Embedded voltage reference	97
	6.3.5	Supply current characteristics	99
	6.3.6	Wakeup time from low-power modes and voltage scaling transition times	. 123
	6.3.7	External clock source characteristics	. 126
	6.3.8	Internal clock source characteristics	. 131
	6.3.9	PLL characteristics	. 138
	6.3.10	Flash memory characteristics	. 139
	6.3.11	EMC characteristics	. 140
	6.3.12	Electrical sensitivity characteristics	. 141
	6.3.13	I/O current injection characteristics	. 142
	6.3.14	I/O port characteristics	. 143
	6.3.15	NRST pin characteristics	. 148
	6.3.16	Extended interrupt and event controller input (EXTI) characteristics .	. 149
	6.3.17	Analog switches booster	. 149
	6.3.18	Analog-to-Digital converter characteristics	. 150
	6.3.19	Digital-to-Analog converter characteristics	. 163
	6.3.20	Voltage reference buffer characteristics	. 168
	6.3.21	Comparator characteristics	. 170
	6.3.22	Operational amplifiers characteristics	. 171
	6.3.23	Temperature sensor characteristics	. 174
	6.3.24	V <sub>BAT</sub> monitoring characteristics	. 175
	6.3.25	Timer characteristics	. 175
	6.3.26	Communication interfaces characteristics	. 176



Contents STM32L452xx

7	Packa	age info	ormation	189
	7.1	LQFP1	00 package information	189
	7.2	UFBGA	A100 package information	192
	7.3	LQFP6	4 package information	195
	7.4	UFBGA	A64 package information	197
	7.5	WLCSI	P64 package information	200
	7.6	UFQFF	PN48 package information	203
	7.7	Therma	al characteristics	206
		7.7.1	Reference document	. 206
		7.7.2	Selecting the product temperature range	. 206
8	Orde	ring inf	ormation	209
9	Revis	ion his	tory	210

STM32L452xx List of tables

# List of tables

Table 1.	Device summary	2
Table 2.	STM32L452xx family device features and peripheral counts	
Table 3.	Access status versus readout protection level and execution modes	18
Table 4.	STM32L452xx modes overview	24
Table 5.	Functionalities depending on the working mode	29
Table 6.	STM32L452xx peripherals interconnect matrix	32
Table 7.	DMA implementation	37
Table 8.	Temperature sensor calibration values	40
Table 9.	Internal voltage reference calibration values	
Table 10.	DFSDM1 implementation	
Table 11.	Timer feature comparison	
Table 12.	I2C implementation	
Table 13.	STM32L452xx USART/UART/LPUART features	
Table 14.	SAI implementation	53
Table 15.	Legend/abbreviations used in the pinout table	
Table 16.	STM32L452xx pin definitions	
Table 17.	Alternate function AF0 to AF7	
Table 18.	Alternate function AF8 to AF15	
Table 19.	STM32L452xx memory map and peripheral register boundary addresses	85
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	92
Table 23.	General operating conditions	
Table 24.	Operating conditions at power-up / power-down	
Table 25.	Embedded reset and power control block characteristics	
Table 26.	Embedded internal voltage reference	
Table 27.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART enable (Cache ON Prefetch OFF)	100
Table 28.	Current consumption in Run modes, code with data processing running from Flash,	
	ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS	
	(VDD12 = 1.10 V)	101
Table 29.	Current consumption in Run and Low-power run modes, code with data processing	
	running from Flash, ART disable	102
Table 30.	Current consumption in Run modes, code with data processing running from Flash,	
	ART disable and power supplied by external SMPS (VDD12 = 1.10 V)	103
Table 31.	Current consumption in Run and Low-power run modes, code with data processing	
	running from SRAM1	104
Table 32.	Current consumption in Run, code with data processing running from	
	SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)	105
Table 33.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART enable (Cache ON Prefetch OFF)	106
Table 34.	Typical current consumption in Run, with different codes running from Flash,	
	ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS	
	(VDD12 = 1.10 V)	106
Table 35.	Typical current consumption in Run, with different codes running from Flash,	
	ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS	
	(VDD12 = 1.05 V)	107
Table 36.	Typical current consumption in Run and Low-power run modes, with different codes	



List of tables STM32L452xx

	running from Flash, ART disable	108
Table 37.	Typical current consumption in Run modes, with different codes running from	
	Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V)	108
Table 38.	Typical current consumption in Run modes, with different codesrunning from	
	Flash, ART disable and power supplied by external SMPS (VDD12 = 1.05 V)	109
Table 39.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM1	109
Table 40.	Typical current consumption in Run, with different codesrunning from	
	SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V)	110
Table 41.	Typical current consumption in Run, with different codesrunning from	
	SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V)	
Table 42.	Current consumption in Sleep and Low-power sleep modes, Flash ON	111
Table 43.	Current consumption in Sleep, Flash ON and power supplied by external SMPS	
	(VDD12 = 1.10 V)	
Table 44.	Current consumption in Low-power sleep modes, Flash in power-down	
Table 45.	Current consumption in Stop 2 mode	
Table 46.	Current consumption in Stop 1 mode	
Table 47.	Current consumption in Stop 0	
Table 48.	Current consumption in Standby mode	
Table 49.	Current consumption in Shutdown mode	
Table 50.	Current consumption in VBAT mode	
Table 51.	Peripheral current consumption	
Table 52.	Low-power mode wakeup timings	
Table 53.	Regulator modes transition times	
Table 54.	Wakeup time using USART/LPUART	
Table 55.	High-speed external user clock characteristics.	
Table 56.	Low-speed external user clock characteristics	
Table 57. Table 58.		
Table 56.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 59.	MSI oscillator characteristics	
Table 61.	HSI48 oscillator characteristics	
Table 61.	LSI oscillator characteristics	
Table 63.	PLL, PLLSAI1 characteristics	
Table 64.	Flash memory characteristics	
Table 65.	Flash memory endurance and data retention	
Table 66.	EMS characteristics	
Table 67.	EMI characteristics	
Table 68.	ESD absolute maximum ratings	
Table 69.	Electrical sensitivities	
Table 70.	I/O current injection susceptibility	
Table 71.	I/O static characteristics	
Table 72.	Output voltage characteristics	
Table 73.	I/O AC characteristics	
Table 74.	NRST pin characteristics	
Table 75.	EXTI Input Characteristics	
Table 76.	Analog switches booster characteristics	
Table 77.	ADC characteristics	
Table 78.	Maximum ADC RAIN	
Table 79.	ADC accuracy - limited test conditions 1	154
Table 80.	ADC accuracy - limited test conditions 2	
Table 81.	ADC accuracy - limited test conditions 3	158



STM32L452xx List of tables

Table 82.	ADC accuracy - limited test conditions 4	160
Table 83.	DAC characteristics	
Table 84.	DAC accuracy	166
Table 85.	VREFBUF characteristics	168
Table 86.	COMP characteristics	170
Table 87.	OPAMP characteristics	171
Table 88.	TS characteristics	174
Table 89.	V <sub>BAT</sub> monitoring characteristics	175
Table 90.	V <sub>BAT</sub> charging characteristics	175
Table 91.	TIMx characteristics	
Table 92.	IWDG min/max timeout period at 32 kHz (LSI)	176
Table 93.	WWDG min/max timeout value at 80 MHz (PCLK)	176
Table 94.	I2C analog filter characteristics	177
Table 95.	SPI characteristics	178
Table 96.	Quad SPI characteristics in SDR mode	181
Table 97.	QUADSPI characteristics in DDR mode	182
Table 98.	SAI characteristics	184
Table 99.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V	186
Table 100.	eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V	187
Table 101.	USB electrical characteristics	188
Table 102.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	189
Table 103.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package mechanical data	192
Table 104.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	193
Table 105.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	195
Table 106.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array	
	package mechanical data	
Table 107.	UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	198
Table 108.	WLCSP64 - 64-ball, 3.357x3.657 mm 0.4 mm pitch wafer level chip scale	
	mechanical data	
Table 109.	WLCSP64 recommended PCB design rules (0.4 mm pitch)	202
Table 110.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	
Table 111.	Package thermal characteristics	
Table 112.	STM32L452xx ordering information scheme	
Table 113.	Document revision history	210



DS11912 Rev 4 9/212

List of figures STM32L452xx

# **List of figures**

Figure 1.	STM32L452xx block diagram	16
Figure 2.	Power supply overview	21
Figure 3.	Power-up/down sequence	22
Figure 4.	Clock tree	
Figure 5.	Voltage reference buffer	41
Figure 6.	STM32L452Vx LQFP100 pinout <sup>(1)</sup>	
Figure 7.	STM32L452Vx UFBGA100 ballout <sup>(1)</sup>	
Figure 8.	STM32L452Rx LQFP64 pinout <sup>(1)</sup>	
Figure 9.	STM32L452Rx, external SMPS device, LQFP64 pinout <sup>(1)</sup>	59
Figure 10.	STM32L452Rx UFBGA64 ballout (1)	59
Figure 11.	STM32L452Rx WLCSP64 pinout <sup>(1)</sup>	60
Figure 12.	STM32L452Cx UFQFPN48 pinout <sup>(1)</sup>	60
Figure 13.	STM32L452xx memory map	84
Figure 14.	Pin loading conditions	88
Figure 15.	Pin input voltage	88
Figure 16.	Power supply scheme	89
Figure 17.	Current consumption measurement scheme with and without external	
	SMPS power supply	90
Figure 18.	VREFINT versus temperature	98
Figure 19.	High-speed external clock source AC timing diagram	. 126
Figure 20.	Low-speed external clock source AC timing diagram	. 127
Figure 21.	Typical application with an 8 MHz crystal	. 129
Figure 22.	Typical application with a 32.768 kHz crystal	. 130
Figure 23.	HSI16 frequency versus temperature	. 132
Figure 24.	Typical current consumption versus MSI frequency	. 136
Figure 25.	HSI48 frequency versus temperature	. 137
Figure 26.	I/O input characteristics	. 144
Figure 27.	I/O AC characteristics definition <sup>(1)</sup>	. 148
Figure 28.	Recommended NRST pin protection	. 149
Figure 29.	ADC accuracy characteristics	
Figure 30.	Typical connection diagram using the ADC	. 162
Figure 31.	12-bit buffered / non-buffered DAC	
Figure 32.	SPI timing diagram - slave mode and CPHA = 0	. 179
Figure 33.	SPI timing diagram - slave mode and CPHA = 1	. 180
Figure 34.	SPI timing diagram - master mode	. 180
Figure 35.	Quad SPI timing diagram - SDR mode	. 183
Figure 36.	Quad SPI timing diagram - DDR mode	. 183
Figure 37.	SAI master timing waveforms	. 185
Figure 38.	SAI slave timing waveforms	. 186
Figure 39.	SDIO high-speed mode	. 187
Figure 40.	SD default mode	
Figure 41.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	. 189
Figure 42.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
	recommended footprint	. 190
Figure 43.	LQFP100 marking (package top view)	. 191
Figure 44.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	array package outline	. 192
Figure 45.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	



STM32L452xx List of figures

	array package recommended footprint	
Figure 46.	UFBGA100 marking (package top view)	194
Figure 47.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	195
Figure 48.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	recommended footprint	196
Figure 49.	LQFP64 marking (package top view)	
Figure 50.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid	
<b>J</b>	array package outline	197
Figure 51.	UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid	
900 0	array package recommended footprint	198
Figure 52.	UFBGA64 marking (package top view)	
Figure 53.	WLCSP64 - 64-ball, 3.357x3.657 mm 0.4 mm pitch wafer level chip scale	100
rigule 55.	·	200
E:	package outline	200
Figure 54.	WLCSP64 - 64-pin, 3.357x3.657 mm 0.4 mm pitch wafer level chip scale	
	recommended footprint	
Figure 55.	WLCSP64 marking (package top view)	202
Figure 56.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	203
Figure 57.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
_	package recommended footprint	204
Figure 58.	UFQFPN48 marking (package top view)	
Figure 59.	LQFP64 P <sub>D</sub> max vs. T <sub>A</sub>	



DS11912 Rev 4 11/212

Introduction STM32L452xx

## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L452xx microcontrollers.

This document should be read in conjunction with the STM32L43xxx/44xxx/45xxx/46xxx reference manual (RM0394). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Arm<sup>®(a)</sup> Cortex<sup>®</sup>-M4 core, please refer to the Cortex<sup>®</sup>-M4 Technical Reference Manual, available from the www.arm.com website.





12/212 DS11912 Rev 4

.

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

STM32L452xx Description

## 2 Description

The STM32L452xx devices are the ultra-low-power microcontrollers based on the high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all Arm<sup>®</sup> single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L452xx devices embed high-speed memories (Flash memory up to 512 Kbyte, 160 Kbyte of SRAM), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L452xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer a fast 12-bit ADC (5 Msps), two comparators, one operational amplifier, one DAC channel, an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timer, one 16-bit PWM timer dedicated to motor control, four general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 21 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces.

- Four I2Cs
- Three SPIs
- Three USARTs, one UART and one Low-Power UART.
- One SAI (Serial Audio Interfaces)
- One SDMMC
- One CAN
- One USB full-speed device crystal less

The STM32L452xx operates in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V  $V_{DD}$  power supply when using internal LDO regulator and a 1.05 to 1.32V  $V_{DD12}$  power supply when using external SMPS supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMP and comparators. A VBAT input allows to backup the RTC and backup registers. Dedicated  $V_{DD12}$  power supplies can be used to bypass the internal LDO regulator when connected to an external SMPS.

The STM32L452xx family offers six packages from 48 to 100-pin packages.



DS11912 Rev 4 13/212

Description STM32L452xx

Table 2. STM32L452xx family device features and peripheral counts

Peripheral		STM32L452Vx		STM32L452Rx		STM32L452Cx				
Flash memory		256KB	512KB	256KB	512KB	256KB	512KB			
SRAM			l	160	KB					
Quad SPI				Ye	es					
	Advanced control		1 (16-bit)							
	General purpose		2 (16-bit) 1 (32-bit)							
	Basic		2 (16-bit)							
Timers	Low -power			2 (16	6-bit)					
	SysTick timer				1					
	Watchdog timers (independent, window)			:	2					
	SPI			;	3					
	I <sup>2</sup> C			4	1					
	USART	3								
Comm.	UART	1								
interfaces	LPUART	1								
	SAI	1								
	CAN	1								
	USB FS			Yes						
	SDMMC	Yes <sup>(1)</sup>				N	lo			
RTC				1	es	1				
Tamper pir		;	3		2		2			
Random go	enerator			1	es	1				
GPIOs <sup>(2)</sup>			3		<b>2</b> (1)		88			
Wakeup pi		;	5	4	,	,	3			
Capacitive Number of		2	11	1	2		6			
12-bit ADC			1		1		1			
Number of		1	6		(1)	1	0			
12-bit DAC				,	1					
Internal vol buffer	tage reference	Yes No								
Analog cor	nparator	2								
Operationa	al amplifiers	1								
Max. CPU	frequency	80 MHz								

STM32L452xx Description

Table 2. STM32L452xx family device features and peripheral counts (continued)

Peripheral	STM32L452Vx	STM32L452Rx	STM32L452Cx			
Operating voltage	1.71 to 3.6 V					
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 125 °C  Junction temperature: -40 to 105 °C / -40 to 130 °C					
Packages	LQFP100 UFBGA100	WLCSP64 LQFP64 UFBGA64	UFQFPN48			

<sup>1.</sup> WKUP5, ADC1\_IN14 and SDMMC interface are not supported by 64-pin packages with SMPS option.

In case external SMPS package type is used, 2 GPIO's are replaced by VDD12 pins to connect the SMPS power supplies hence reducing the number of available GPIO's by 2.

Description STM32L452xx




Figure 1. STM32L452xx block diagram

Note: AF: alternate function on I/O pins.

577

STM32L452xx Functional overview

#### 3 Functional overview

## 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core with FPU

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor is the latest generation of Arm<sup>®</sup> processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an Arm<sup>®</sup> core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded Arm<sup>®</sup> core, the STM32L452xx family is compatible with all Arm<sup>®</sup> tools and software.

*Figure 1* shows the general block diagram of the STM32L452xx family devices.

## 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

## 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



DS11912 Rev 4 17/212

Functional overview STM32L452xx

## 3.4 Embedded Flash memory

STM32L452xx devices feature up to 512 Kbyte of embedded Flash memory available for storing programs and data in single bank architecture. The Flash memory contains 256 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
  - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Area	Protection level	U	ser executio	on	Debug, boot from RAM or boot from system memory (loader)				
		Read	Write	Erase	Read	Write	Erase		
Main memory	1	Yes	Yes	Yes	No	No	No		
	2	Yes	Yes	Yes	N/A	N/A	N/A		
System memory	1	Yes	No	No	Yes	No	No		
	2	Yes	No	No	N/A	N/A	N/A		
Option bytes	1	Yes	Yes	Yes	Yes	Yes	Yes		
	2	Yes	No	No	N/A	N/A	N/A		
Backup registers	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>		
	2	Yes	Yes	N/A	N/A	N/A	N/A		
SRAM2	1	Yes	Yes	Yes <sup>(1)</sup>	No	No	No <sup>(1)</sup>		
	_								

Yes

N/A

N/A

N/A

Table 3. Access status versus readout protection level and execution modes

Yes

2

• Write protection (WRP): the protected area is protected against erasing and programming. Two areas can be selected, with 2-Kbyte granularity.

Yes

Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. The PCROP area granularity is 64-bit wide. An additional option bit (PCROP\_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

18/212 DS11912 Rev 4



<sup>1.</sup> Erased when RDP change from Level 1 to Level 0.

STM32L452xx Functional overview

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

#### 3.5 Embedded SRAM

STM32L452xx devices feature 160 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 128 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 32 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This memory is also mapped at address 0x2002 0000, offering a contiguous address space with the SRAM1 (32 Kbyte aliased by bit band)

This block is accessed through the ICode/DCode buses for maximum performance.

These 32 Kbyte SRAM can also be retained in Standby mode.

The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

#### 3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
  - Code segment (located in Flash or SRAM1 if defined as executable protected area)
  - Non-volatile data segment (located in Flash)
  - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
  - Code segment: up to 1024 Kbyte with granularity of 256 bytes
  - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
  - Volatile data segment: up to 128 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.



DS11912 Rev 4 19/212

Functional overview STM32L452xx

#### 3.7 Boot modes

At startup, BOOT0 pin or nSWBOOT0 option bit, and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

A Flash empty check mechanism is implemented to force the boot from system flash if the first flash memory location is not programmed and if the boot selection is configured to boot from main flash.

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN or USB FS in Device mode through DFU (device firmware upgrade).

## 3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.9 Power supply management

#### 3.9.1 Power supply schemes

- V<sub>DD</sub> = 1.71 to 3.6 V: external power supply for I/Os (V<sub>DDIO1</sub>), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD pins.
- V<sub>DD12</sub> = 1.05 to 1.32 V: external power supply bypassing internal regulator when connected to an external SMPS. It is provided externally through VDD12 pins and only available on packages with the external SMPS supply option. VDD12 does not require any external decoupling capacitance and cannot support any external load.
- V<sub>DDA</sub> = 1.62 V (ADC/COMPs) / 1.8 (DAC/OPAMP) / 2.4 V (VREFBUF) to 3.6 V: external analog power supply for ADC, DAC, OPAMP, Comparators and Voltage reference buffer. The V<sub>DDA</sub> voltage level is independent from the V<sub>DD</sub> voltage.
- V<sub>DDUSB</sub> = 3.0 to 3.6 V: external independent power supply for USB transceivers. The V<sub>DDUSB</sub> voltage level is independent from the V<sub>DD</sub> voltage.
- $V_{BAT}$  = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

Note: When the functions supplied by  $V_{DDA}$  are not used, this supply should preferably be shorted to  $V_{DD}$ .

20/212 DS11912 Rev 4




STM32L452xx Functional overview

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V

Note:  $V_{DDIOx}$  is the I/Os general purpose digital functions supply.  $V_{DDIOx}$  represents  $V_{DDIO1}$ , with  $V_{DDIO1} = V_{DD}$ .

Figure 2. Power supply overview



During power-up and power-down phases, the following power sequence requirements must be respected:

- When V<sub>DD</sub> is below 1 V, other power supplies (V<sub>DDA</sub>) must remain below V<sub>DD</sub> + 300 mV
- When V<sub>DD</sub> is above 1 V, all power supplies are independent.

During the power-down phase,  $V_{DD}$  can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ; this allows external decoupling capacitors to be discharged with different time constants during the power- down transient phase.

57

DS11912 Rev 4 21/212

Functional overview STM32L452xx




Figure 3. Power-up/down sequence

V<sub>DDX</sub> refers to V<sub>DDA</sub>.

## 3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage  $V_{DD}$  is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the VPVD threshold and/or when  $V_{DD}$  is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltage  $V_{DDA}$  with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

477

STM32L452xx Functional overview

#### 3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 32 Kbyte SRAM2 in Standby with SRAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L452xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V<sub>CORE</sub>) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The V<sub>CORE</sub> can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

 Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

When the MR is in use, the STM32L452xx with the external SMPS option allows to force an external  $V_{CORE}$  supply on the VDD12 supply pins.

When V<sub>DD12</sub> is forced by an external source and is higher than the output of the internal LDO, the current is taken from this external supply and the overall power efficiency is significantly improved if using an external step down DC/DC converter.

#### 3.9.4 Low-power modes

The ultra-low-power STM32L452xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.



DS11912 Rev 4 23/212

Table 4	STM32L	452xx	modes	overview

Mode	Regulator <sup>(1)</sup>	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time
Run -	MR range 1	Yes	ON <sup>(6)</sup>	ON	Any -	All	N/A	94 μA/MHz	- N/A
	SMPS range 2 High							34 μA/MHz <sup>(4)</sup>	
	MR range2					All except USB_FS, RNG		85 μA/MHz	
	SMPS range 2 Low							37 μA/MHz <sup>(5)</sup>	
LPRun	LPR	Yes	ON <sup>(6)</sup>	ON	Any except PLL	All except USB_FS, RNG	N/A	95 μA/MHz	to Range 1: 4 μs to Range 2: 64 μs
Sleep	MR range 1	- No	ON <sup>(6)</sup>	ON <sup>(7)</sup>	Any	All	Any interrupt or event	27 μA/MHz	6 cycles
	SMPS range 2 High							10 μA/MHz <sup>(4)</sup>	
	MR range2					All except USB_FS, RNG		27 μA/MHz	
	SMPS range 2 Low							11 μA/MHz <sup>(5)</sup>	
LPSleep	LPR	No	ON <sup>(6)</sup>	ON <sup>(7)</sup>	Any except PLL	All except USB_FS, RNG	Any interrupt or event	38 μA/MHz	6 cycles
Stop 0	MR Range 1 <sup>(8)</sup>	- No	OFF	ON	LSE LSI	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DAC1 OPAMPx (x=1) USARTx (x=13) <sup>(9)</sup> UART4 <sup>(9)</sup> LPUART1 <sup>(9)</sup> I2Cx (x=14) <sup>(10)</sup> LPTIMx (x=1,2) *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) USARTx (x=13) <sup>(9)</sup> UART4 <sup>(9)</sup> LPUART1 <sup>(9)</sup> I2Cx (x=14) <sup>(10)</sup> LPTIMx (x=1,2) USB_FS <sup>(11)</sup>	125 μΑ	2.47 μs in SRAM 4.1 μs in Flash
	MR Range 2 <sup>(8)</sup>							125 μΑ	





Table 4. STM32L452xx modes overview (continued)

Table 4. 51 M32L452xx modes overview (continued)										
Mode	Regulator <sup>(1)</sup>	CPU	Flash	SRAM	Clocks	DMA & Peripherals <sup>(2)</sup>	Wakeup source	Consumption <sup>(3)</sup>	Wakeup time	
Stop 1	LPR	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, IWDG COMPx (x=1,2) DAC1 OPAMPx (x=1) USARTx (x=13) <sup>(9)</sup> UART4 <sup>(9)</sup> LPUART1 <sup>(9)</sup> I2Cx (x=14) <sup>(10)</sup> LPTIMx (x=1,2) *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) USARTx (x=13) <sup>(9)</sup> UART4 <sup>(9)</sup> LPUART1 <sup>(9)</sup> I2Cx (x=14) <sup>(10)</sup> LPTIMx (x=1,2) USB_FS <sup>(11)</sup>	9.85 μA w/o RTC 10.5 μA w RTC	5.7 μs in SRAM 7 μs in Flash	
Stop 2	LPR	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 <sup>(10)</sup> LPUART1 <sup>(9)</sup> LPTIM1 ***  All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, IWDG COMPx (x=12) I2C3 <sup>(10)</sup> LPUART1 <sup>(9)</sup> LPTIM1	2.05 μA w/o RTC 2.30 μA w/RTC	5.8 μs in SRAM 8.3 μs in Flash	