



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




Ultra-low-power ARM[®] Cortex[®]-M4 32-bit MCU+FPU, 100DMIPS,
up to 1MB Flash, 128 KB SRAM, USB OTG FS, LCD, analog, audio

Datasheet - production data

Features

- Ultra-low-power with FlexPowerControl
 - 1.71 V to 3.6 V power supply
 - -40 °C to 85/105/125 °C temperature range
 - 300 nA in V_{BAT} mode: supply for RTC and 32x32-bit backup registers
 - 30 nA Shutdown mode (5 wakeup pins)
 - 120 nA Standby mode (5 wakeup pins)
 - 420 nA Standby mode with RTC
 - 1.1 µA Stop 2 mode, 1.4 µA Stop 2 with RTC
 - 100 µA/MHz run mode
 - Batch acquisition mode (BAM)
 - 4 µs wakeup from Stop mode
 - Brown out reset (BOR) in all modes except shutdown
 - Interconnect matrix
- Core: ARM[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait-state execution from Flash memory, frequency up to 80 MHz, MPU, 100DMIPS/1.25DMIPS/MHz (Dhystone 2.1), and DSP instructions
- Clock Sources
 - 4 to 48 MHz crystal oscillator
 - 32 kHz crystal oscillator for RTC (LSE)
 - Internal 16 MHz factory-trimmed RC (±1%)
 - Internal low-power 32 kHz RC (±5%)
 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25 % accuracy)
 - 3 PLLs for system clock, USB, audio, ADC
- RTC with HW calendar, alarms and calibration
- LCD 8 × 40 or 4 × 44 with step-up converter
- Up to 24 capacitive sensing channels: support touchkey, linear and rotary touch sensors
- 16x timers: 2 x 16-bit advanced motor-control, 2 x 32-bit and 5 x 16-bit general purpose, 2x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- Up to 114 fast I/Os, most 5 V-tolerant, up to 14 I/Os with independent supply down to 1.08 V



- Memories
 - Up to 1 MB Flash, 2 banks read-while-write, proprietary code readout protection
 - Up to 128 KB of SRAM including 32 KB with hardware parity check
 - External memory interface for static memories supporting SRAM, PSRAM, NOR and NAND memories
 - Quad SPI memory interface
- 4x digital filters for sigma delta modulator
- Rich analog peripherals (independent supply)
 - 3x 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200 µA/Msps
 - 2x 12-bit DAC, low-power sample and hold
 - 2x operational amplifiers with built-in PGA
 - 2x ultra-low-power comparators
- 18x communication interfaces
 - USB OTG 2.0 full-speed, LPM and BCD
 - 2x SAs (serial audio interface)
 - 3x I2C FM+(1 Mbit/s), SMBus/PMBus
 - 6x USARTs (ISO 7816, LIN, IrDA, modem)
 - 3x SPIs (4x SPIs with the Quad SPI)
 - CAN (2.0B Active) and SDMMC interface
 - SWPMI single wire protocol master I/F
- 14-channel DMA controller
- True random number generator
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Table 1. Device summary

Reference	Part number
STM32L476xx	STM32L476RG, STM32L476JG, STM32L476MG, STM32L476ME, STM32L476VG, STM32L476QG, STM32L476ZG, STM32L476RE, STM32L476JE, STM32L476VE, STM32L476QE, STM32L476ZE, STM32L476RC, STM32L476VC

Contents

1	Introduction	11
2	Description	12
3	Functional overview	16
3.1	ARM® Cortex®-M4 core with FPU	16
3.2	Adaptive real-time memory accelerator (ART Accelerator™)	16
3.3	Memory protection unit	16
3.4	Embedded Flash memory	17
3.5	Embedded SRAM	18
3.6	Firewall	18
3.7	Boot modes	19
3.8	Cyclic redundancy check calculation unit (CRC)	19
3.9	Power supply management	19
3.9.1	Power supply schemes	19
3.9.2	Power supply supervisor	20
3.9.3	Voltage regulator	21
3.9.4	Low-power modes	21
3.9.5	Reset mode	29
3.9.6	VBAT operation	29
3.10	Interconnect matrix	30
3.11	Clocks and startup	32
3.12	General-purpose inputs/outputs (GPIOs)	35
3.13	Direct memory access controller (DMA)	35
3.14	Interrupts and events	36
3.14.1	Nested vectored interrupt controller (NVIC)	36
3.14.2	Extended interrupt/event controller (EXTI)	36
3.15	Analog to digital converter (ADC)	37
3.15.1	Temperature sensor	37
3.15.2	Internal voltage reference (VREFINT)	38
3.15.3	VBAT battery voltage monitoring	38
3.16	Digital to analog converter (DAC)	38

3.17	Voltage reference buffer (VREFBUF)	39
3.18	Comparators (COMP)	39
3.19	Operational amplifier (OPAMP)	40
3.20	Touch sensing controller (TSC)	40
3.21	Liquid crystal display controller (LCD)	41
3.22	Digital filter for Sigma-Delta Modulators (DFSDM)	41
3.23	Random number generator (RNG)	43
3.24	Timers and watchdogs	43
3.24.1	Advanced-control timer (TIM1, TIM8)	43
3.24.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	44
3.24.3	Basic timers (TIM6 and TIM7)	44
3.24.4	Low-power timer (LPTIM1 and LPTIM2)	44
3.24.5	Independent watchdog (IWDG)	45
3.24.6	System window watchdog (WWDG)	45
3.24.7	SysTick timer	45
3.25	Real-time clock (RTC) and backup registers	46
3.26	Inter-integrated circuit interface (I ² C)	47
3.27	Universal synchronous/asynchronous receiver transmitter (USART)	48
3.28	Low-power universal asynchronous receiver transmitter (LPUART)	49
3.29	Serial peripheral interface (SPI)	50
3.30	Serial audio interfaces (SAI)	50
3.31	Single wire protocol master interface (SWPMI)	51
3.32	Controller area network (CAN)	51
3.33	Secure digital input/output and MultiMediaCards Interface (SDMMC)	52
3.34	Universal serial bus on-the-go full-speed (OTG_FS)	52
3.35	Flexible static memory controller (FSMC)	53
3.36	Quad SPI memory interface (QUADSPI)	54
3.37	Development support	55
3.37.1	Serial wire JTAG debug port (SWJ-DP)	55
3.37.2	Embedded Trace Macrocell™	55
4	Pinouts and pin description	56
5	Memory mapping	88

6	Electrical characteristics	93
6.1	Parameter conditions	93
6.1.1	Minimum and maximum values	93
6.1.2	Typical values	93
6.1.3	Typical curves	93
6.1.4	Loading capacitor	93
6.1.5	Pin input voltage	93
6.1.6	Power supply scheme	94
6.1.7	Current consumption measurement	95
6.2	Absolute maximum ratings	95
6.3	Operating conditions	97
6.3.1	General operating conditions	97
6.3.2	Operating conditions at power-up / power-down	98
6.3.3	Embedded reset and power control block characteristics	98
6.3.4	Embedded voltage reference	101
6.3.5	Supply current characteristics	103
6.3.6	Wakeup time from low-power modes and voltage scaling transition times	124
6.3.7	External clock source characteristics	126
6.3.8	Internal clock source characteristics	131
6.3.9	PLL characteristics	136
6.3.10	Flash memory characteristics	138
6.3.11	EMC characteristics	139
6.3.12	Electrical sensitivity characteristics	140
6.3.13	I/O current injection characteristics	141
6.3.14	I/O port characteristics	142
6.3.15	NRST pin characteristics	148
6.3.16	Analog switches booster	149
6.3.17	Analog-to-Digital converter characteristics	150
6.3.18	Digital-to-Analog converter characteristics	163
6.3.19	Voltage reference buffer characteristics	167
6.3.20	Comparator characteristics	169
6.3.21	Operational amplifiers characteristics	170
6.3.22	Temperature sensor characteristics	173
6.3.23	V _{BAT} monitoring characteristics	173
6.3.24	LCD controller characteristics	174
6.3.25	DFSDM characteristics	176

6.3.26	Timer characteristics	177
6.3.27	Communication interfaces characteristics	179
6.3.28	FSMC characteristics	191
7	Package information	208
7.1	LQFP144 package information	208
7.2	UFBGA132 package information	212
7.3	LQFP100 package information	215
7.4	WLCSP81 package information	218
7.5	WLCSP72 package information	220
7.6	LQFP64 package information	223
7.7	Thermal characteristics	226
7.7.1	Reference document	226
7.7.2	Selecting the product temperature range	226
8	Part numbering	229
9	Revision history	230

List of tables

Table 1.	Device summary	1
Table 2.	STM32L476xx family device features and peripheral counts	13
Table 3.	Access status versus readout protection level and execution modes.	17
Table 4.	STM32L476 modes overview	22
Table 5.	Functionalities depending on the working mode.	27
Table 6.	STM32L476xx peripherals interconnect matrix	30
Table 7.	DMA implementation	35
Table 8.	Temperature sensor calibration values.	38
Table 9.	Internal voltage reference calibration values	38
Table 10.	Timer feature comparison.	43
Table 11.	I2C implementation.	47
Table 12.	STM32L4x6 USART/UART/LPUART features	48
Table 13.	SAI implementation.	51
Table 14.	Legend/abbreviations used in the pinout table	59
Table 15.	STM32L476xxSTM32L476xx pin definitions	60
Table 16.	Alternate function AF0 to AF7 (for AF8 to AF15 see Table 17)	73
Table 17.	Alternate function AF8 to AF15 (for AF0 to AF7 see Table 16)	80
Table 18.	STM32L476xx memory map and peripheral register boundary addresses	89
Table 19.	Voltage characteristics	95
Table 20.	Current characteristics	96
Table 21.	Thermal characteristics.	96
Table 22.	General operating conditions	97
Table 23.	Operating conditions at power-up / power-down	98
Table 24.	Embedded reset and power control block characteristics.	99
Table 25.	Embedded internal voltage reference.	101
Table 26.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF)	104
Table 27.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART disable	105
Table 28.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1	106
Table 29.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)	107
Table 30.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable	108
Table 31.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1	108
Table 32.	Current consumption in Sleep and Low-power sleep modes, Flash ON	109
Table 33.	Current consumption in Low-power sleep modes, Flash in power-down	110
Table 34.	Current consumption in Stop 2 mode	110
Table 35.	Current consumption in Stop 1 mode	113
Table 36.	Current consumption in Stop 0 mode	115
Table 37.	Current consumption in Standby mode	116
Table 38.	Current consumption in Shutdown mode	117
Table 39.	Current consumption in VBAT mode	119
Table 40.	Peripheral current consumption	121
Table 41.	Low-power mode wakeup timings	124

Table 42.	Regulator modes transition times	126
Table 43.	High-speed external user clock characteristics	126
Table 44.	Low-speed external user clock characteristics	127
Table 45.	HSE oscillator characteristics	128
Table 46.	LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz)	129
Table 47.	HSI16 oscillator characteristics	131
Table 48.	MSI oscillator characteristics	133
Table 49.	LSI oscillator characteristics	136
Table 50.	PLL, PLLSAI1, PLLSAI2 characteristics	137
Table 51.	Flash memory characteristics	138
Table 52.	Flash memory endurance and data retention	138
Table 53.	EMS characteristics	139
Table 54.	EMI characteristics	140
Table 55.	ESD absolute maximum ratings	140
Table 56.	Electrical sensitivities	141
Table 57.	I/O current injection susceptibility	141
Table 58.	I/O static characteristics	142
Table 59.	Output voltage characteristics	145
Table 60.	I/O AC characteristics	146
Table 61.	NRST pin characteristics	148
Table 62.	Analog switches booster characteristics	149
Table 63.	ADC characteristics	150
Table 64.	Maximum ADC RAIN	152
Table 65.	ADC accuracy - limited test conditions 1	154
Table 66.	ADC accuracy - limited test conditions 2	156
Table 67.	ADC accuracy - limited test conditions 3	158
Table 68.	ADC accuracy - limited test conditions 4	160
Table 69.	DAC characteristics	163
Table 70.	DAC accuracy	165
Table 71.	VREFBUF characteristics	167
Table 72.	COMP characteristics	169
Table 73.	OPAMP characteristics	170
Table 74.	TS characteristics	173
Table 75.	V_{BAT} monitoring characteristics	173
Table 76.	V_{BAT} charging characteristics	173
Table 77.	LCD controller characteristics	174
Table 78.	DFSDM characteristics	176
Table 79.	TIMx characteristics	178
Table 80.	IWDG min/max timeout period at 32 kHz (LSI)	178
Table 81.	WWDG min/max timeout value at 80 MHz (PCLK)	178
Table 82.	I2C analog filter characteristics	179
Table 83.	SPI characteristics	180
Table 84.	Quad SPI characteristics in SDR mode	183
Table 85.	QUADSPI characteristics in DDR mode	184
Table 86.	SAI characteristics	185
Table 87.	SD / MMC dynamic characteristics, $V_{DD} = 2.7$ V to 3.6 V	187
Table 88.	eMMC dynamic characteristics, $V_{DD} = 1.71$ V to 1.9 V	188
Table 89.	USB electrical characteristics	190
Table 90.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	193
Table 91.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	193
Table 92.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	194
Table 93.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	195

Table 94.	Asynchronous multiplexed PSRAM/NOR read timings	196
Table 95.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	196
Table 96.	Asynchronous multiplexed PSRAM/NOR write timings	198
Table 97.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	198
Table 98.	Synchronous multiplexed NOR/PSRAM read timings	200
Table 99.	Synchronous multiplexed PSRAM write timings	202
Table 100.	Synchronous non-multiplexed NOR/PSRAM read timings	203
Table 101.	Synchronous non-multiplexed PSRAM write timings	205
Table 102.	Switching characteristics for NAND Flash read cycles	207
Table 103.	Switching characteristics for NAND Flash write cycles	207
Table 104.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data	209
Table 105.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data	212
Table 106.	UFBGA132 recommended PCB design rules (0.5 mm pitch BGA)	213
Table 107.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data	215
Table 108.	WLCSP81- 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data	218
Table 109.	WLCSP81 recommended PCB design rules (0.4 mm pitch)	219
Table 110.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package mechanical data	221
Table 111.	WLCSP72 recommended PCB design rules (0.4 mm pitch BGA)	222
Table 112.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data	223
Table 113.	Package thermal characteristics	226
Table 114.	STM32L476xx ordering information scheme	229
Table 115.	Document revision history	230

List of figures

Figure 1.	STM32L476xx block diagram	15
Figure 2.	Power supply overview	20
Figure 3.	Clock tree	34
Figure 4.	STM32L476Zx LQFP144 pinout ⁽¹⁾	56
Figure 5.	STM32L476Qx UFBGA132 ballout ⁽¹⁾	57
Figure 6.	STM32L476Vx LQFP100 pinout ⁽¹⁾	57
Figure 7.	STM32L476Mx WLCSP81 ballout ⁽¹⁾	58
Figure 8.	STM32L476Jx WLCSP72 ballout ⁽¹⁾	58
Figure 9.	STM32L476Rx LQFP64 pinout ⁽¹⁾	59
Figure 10.	STM32L476 memory map	88
Figure 11.	Pin loading conditions	93
Figure 12.	Pin input voltage	93
Figure 13.	Power supply scheme	94
Figure 14.	Current consumption measurement scheme	95
Figure 15.	VREFINT versus temperature	102
Figure 16.	High-speed external clock source AC timing diagram	126
Figure 17.	Low-speed external clock source AC timing diagram	127
Figure 18.	Typical application with an 8 MHz crystal	129
Figure 19.	Typical application with a 32.768 kHz crystal	130
Figure 20.	HSI16 frequency versus temperature	132
Figure 21.	Typical current consumption versus MSI frequency	136
Figure 22.	I/O input characteristics	144
Figure 23.	I/O AC characteristics definition ⁽¹⁾	148
Figure 24.	Recommended NRST pin protection	149
Figure 25.	ADC accuracy characteristics	162
Figure 26.	Typical connection diagram using the ADC	162
Figure 27.	12-bit buffered / non-buffered DAC	165
Figure 28.	SPI timing diagram - slave mode and CPHA = 0	181
Figure 29.	SPI timing diagram - slave mode and CPHA = 1	182
Figure 30.	SPI timing diagram - master mode	182
Figure 31.	Quad SPI timing diagram - SDR mode	184
Figure 32.	Quad SPI timing diagram - DDR mode	184
Figure 33.	SAI master timing waveforms	186
Figure 34.	SAI slave timing waveforms	187
Figure 35.	SDIO high-speed mode	188
Figure 36.	SD default mode	189
Figure 37.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	192
Figure 38.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	194
Figure 39.	Asynchronous multiplexed PSRAM/NOR read waveforms	195
Figure 40.	Asynchronous multiplexed PSRAM/NOR write waveforms	197
Figure 41.	Synchronous multiplexed NOR/PSRAM read timings	199
Figure 42.	Synchronous multiplexed PSRAM write timings	201
Figure 43.	Synchronous non-multiplexed NOR/PSRAM read timings	203
Figure 44.	Synchronous non-multiplexed PSRAM write timings	204
Figure 45.	NAND controller waveforms for read access	206
Figure 46.	NAND controller waveforms for write access	206
Figure 47.	NAND controller waveforms for common memory read access	206
Figure 48.	NAND controller waveforms for common memory write access	207

Figure 49.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline	208
Figure 50.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package recommended footprint	210
Figure 51.	LQFP144 marking (package top view)	211
Figure 52.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline	212
Figure 53.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package recommended footprint	213
Figure 54.	UFBGA132 marking (package top view)	214
Figure 55.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline	215
Figure 56.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint	216
Figure 57.	LQFP100 marking (package top view)	217
Figure 58.	WLCSP81 - 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package outline	218
Figure 59.	WLCSP81 - 81-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package recommended footprint	219
Figure 60.	WLCSP81 marking (package top view)	220
Figure 61.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package outline	220
Figure 62.	WLCSP72 - 72-ball, 4.4084 x 3.7594 mm, 0.4 mm pitch wafer level chip scale package recommended footprint	221
Figure 63.	WLCSP72 marking (package top view)	222
Figure 64.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	223
Figure 65.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint	224
Figure 66.	LQFP64 marking (package top view)	225
Figure 67.	LQFP64 P_D max vs. T_A	228

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L476xx microcontrollers.

This document should be read in conjunction with the STM32L4x6 reference manual (RM0351). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM® Cortex®-M4 core, please refer to the Cortex®-M4 Technical Reference Manual, available from the www.arm.com website.



2 Description

The STM32L476xx devices are the ultra-low-power microcontrollers based on the high-performance ARM[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L476xx devices embed high-speed memories (Flash memory up to 1 Mbyte, up to 128 Kbyte of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L476xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer up to three fast 12-bit ADCs (5 Msps), two comparators, two operational amplifiers, two DAC channels, an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and two 16-bit low-power timers. The devices support four digital filters for external sigma delta modulators (DFSDM).

In addition, up to 24 capacitive sensing channels are available. The devices also embed an integrated LCD driver 8x40 or 4x44, with internal step-up converter.

They also feature standard and advanced communication interfaces.

- Three I2Cs
- Three SPIs
- Three USARTs, two UARTs and one Low-Power UART.
- Two SAIs (Serial Audio Interfaces)
- One SDMMC
- One CAN
- One USB OTG full-speed
- One SWPMI (Single Wire Protocol Master Interface)

The STM32L476xx operates in the -40 to +85 °C (+105 °C junction), -40 to +105 °C (+125 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMPs and comparators, 3.3 V dedicated supply input for USB and up to 14 I/Os can be supplied independently down to 1.08V. A VBAT input allows to backup the RTC and backup registers.

The STM32L476xx family offers six packages from 64-pin to 144-pin packages.

Table 2. STM32L476xx family device features and peripheral counts


Peripheral		STM32L476 Zx		STM32L476 Qx		STM32L476 Vx			STM32L476 Mx		STM32L476 Jx		STM32L476 Rx		
		512KB	1MB	512KB	1MB	256KB	512KB	1MB	512KB	1MB	512KB	1MB	256KB	512KB	1MB
Flash memory		512KB	1MB	512KB	1MB	256KB	512KB	1MB	512KB	1MB	512KB	1MB	256KB	512KB	1MB
SRAM		128KB													
External memory controller for static memories		Yes		Yes		Yes ⁽¹⁾			No		No		No		
Quad SPI		Yes													
Timers	Advanced control	2 (16-bit)													
	General purpose	5 (16-bit) 2 (32-bit)													
	Basic	2 (16-bit)													
	Low -power	2 (16-bit)													
	SysTick timer	1													
	Watchdog timers (independent, window)	2													
Comm. interfaces	SPI	3													
	I ² C	3													
	USART	3													
	UART	2													
	LPUART	1													
	SAI	2													
	CAN	1													
	USB OTG FS	Yes													
SDMMC	Yes														
SWPMI	Yes														
Digital filters for sigma-delta modulators		Yes (4 filters)													
Number of channels		8													
RTC		Yes													
Tamper pins		3						2		2		2			
LCD COM x SEG		Yes 8x40 or 4x44		Yes 8x40 or 4x44		Yes 8x40 or 4x44			Yes 8x30 or 4x32		Yes 8x28 or 4x32		Yes 8x28 or 4x32		
Random generator		Yes													
GPIOs		114		109		82			65		57		51		
Wakeup pins		5		5		5			4		4		4		
Nb of I/Os down to 1.08 V		14		14		0			6		6		0		
Capacitive sensing Number of channels		24		24		21			12		12		12		
12-bit ADCs Number of channels		3 24		3 19		3 16			3 16		3 16		3 16		
12-bit DAC channels		2													
Internal voltage reference buffer		Yes											No		
Analog comparator		2													
Operational amplifiers		2													

Table 2. STM32L476xx family device features and peripheral counts (continued)

Peripheral	STM32L476 Zx	STM32L476 Qx	STM32L476 Vx	STM32L476 Mx	STM32L476 Jx	STM32L476 Rx
Max. CPU frequency	80 MHz					
Operating voltage	1.71 to 3.6 V					
Operating temperature	Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C Junction temperature: -40 to 105 °C / -40 to 125 °C / -40 to 130 °C					
Packages	LQFP144	UFBGA132	LQFP100	WLCSP81	WLCSP72	LQFP64

1. For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.

Figure 1. STM32L476xx block diagram



Note: AF: alternate function on I/O pins.



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU

The ARM[®] Cortex[®]-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM[®] Cortex[®]-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32L476xx family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32L476xx family devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator[™])

The ART Accelerator[™] is a memory accelerator which is optimized for STM32 industry-standard ARM[®] Cortex[®]-M4 processors. It balances the inherent performance advantage of the ARM[®] Cortex[®]-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded Flash memory

STM32L476xx devices feature up to 1 Mbyte of embedded Flash memory available for storing programs and data. The Flash memory is divided into two banks allowing read-while-write operations. This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported. Each bank contains 256 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
 - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Table 3. Access status versus readout protection level and execution modes

Area	Protection level	User execution			Debug, boot from RAM or boot from system memory (loader)		
		Read	Write	Erase	Read	Write	Erase
Main memory	1	Yes	Yes	Yes	No	No	No
	2	Yes	Yes	Yes	N/A	N/A	N/A
System memory	1	Yes	No	No	Yes	No	No
	2	Yes	No	No	N/A	N/A	N/A
Option bytes	1	Yes	Yes	Yes	Yes	Yes	Yes
	2	Yes	No	No	N/A	N/A	N/A
Backup registers	1	Yes	Yes	N/A ⁽¹⁾	No	No	N/A ⁽¹⁾
	2	Yes	Yes	N/A	N/A	N/A	N/A
SRAM2	1	Yes	Yes	Yes ⁽¹⁾	No	No	No ⁽¹⁾
	2	Yes	Yes	Yes	N/A	N/A	N/A

1. Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. One area per bank can be selected, with 64-bit granularity. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

3.5 Embedded SRAM

STM32L476xx devices feature up to 128 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 96 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 32 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).
This block is accessed through the ICode/DCode buses for maximum performance. These 32 Kbyte SRAM can also be retained in Standby mode.
The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

3.6 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
 - Code segment (located in Flash or SRAM1 if defined as executable protected area)
 - Non-volatile data segment (located in Flash)
 - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
 - code segment: up to 1024 Kbyte with granularity of 256 bytes
 - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
 - Volatile data segment: up to 96 Kbyte with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.

3.7 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN and USB OTG FS in Device mode through DFU (device firmware upgrade).

3.8 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.9 Power supply management

3.9.1 Power supply schemes


- $V_{DD} = 1.71$ to 3.6 V: external power supply for I/Os (V_{DDIO1}), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through V_{DD} pins.
- $V_{DDA} = 1.62$ V (ADCs/COMP) / 1.8 (DACs/OPAMP) to 3.6 V: external analog power supply for ADCs, DACs, OPAMPs, Comparators and Voltage reference buffer. The V_{DDA} voltage level is independent from the V_{DD} voltage.
- $V_{DDUSB} = 3.0$ to 3.6 V: external independent power supply for USB transceivers. The V_{DDUSB} voltage level is independent from the V_{DD} voltage.
- $V_{DDIO2} = 1.08$ to 3.6 V: external power supply for 14 I/Os (PG[15:2]). The V_{DDIO2} voltage level is independent from the V_{DD} voltage.
- $V_{LCD} = 2.5$ to 3.6 V: the LCD controller can be powered either externally through VLCD pin, or internally from an internal voltage generated by the embedded step-up converter.
- $V_{BAT} = 1.55$ to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Note: When the functions supplied by V_{DDA} , V_{DDUSB} or V_{DDIO2} are not used, these supplies should preferably be shorted to V_{DD} .

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to [Table 19: Voltage characteristics](#)).

Note: V_{DDIOx} is the I/Os general purpose digital functions supply. V_{DDIOx} represents V_{DDIO1} or V_{DDIO2} , with $V_{DDIO1} = V_{DD}$. V_{DDIO2} supply voltage level is independent from V_{DDIO1} .

Figure 2. Power supply overview



MS19671V3

3.9.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embeds a Peripheral Voltage Monitor which compares the independent supply voltages V_{DDA} , V_{DDUSB} , V_{DDIO2} with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.9.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 32 Kbyte SRAM2 in Standby with RAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L476xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (V_{CORE}) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The V_{CORE} can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

- Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

3.9.4 Low-power modes

The ultra-low-power STM32L476xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources:



Table 4. STM32L476 modes overview

Mode	Regulator ⁽¹⁾	CPU	Flash	SRAM	Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
Run	Range 1	Yes	ON ⁽⁴⁾	ON	Any	All	N/A	112 µA/MHz	N/A
	Range2					All except OTG_FS, RNG		100 µA/MHz	
LPRun	LPR	Yes	ON ⁽⁴⁾	ON	Any except PLL	All except OTG_FS, RNG	N/A	136 µA/MHz	to Range 1: 4 µs to Range 2: 64 µs
Sleep	Range 1	No	ON ⁽⁴⁾	ON ⁽⁵⁾	Any	All	Any interrupt or event	37 µA/MHz	6 cycles
	Range 2					All except OTG_FS, RNG		35 µA/MHz	6 cycles
LPSleep	LPR	No	ON ⁽⁴⁾	ON ⁽⁵⁾	Any except PLL	All except OTG_FS, RNG	Any interrupt or event	40 µA/MHz	6 cycles
Stop 0	Range 1	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, LCD,IWDG COMPx (x=1,2) DACx (x=1,2) OPAMPx (x=1,2) USARTx (x=1...5) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=1...3) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, LCD,IWDG COMPx (x=1..2) USARTx (x=1...5) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=1...3) ⁽⁷⁾ LPTIMx (x=1,2) OTG_FS ⁽⁸⁾ SWPMI1 ⁽⁹⁾	108 µA	0.7 µs in SRAM 4.5 µs in Flash
	Range 2								

Table 4. STM32L476 modes overview (continued)

Mode	Regulator ⁽¹⁾	CPU	Flash	SRAM	Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
Stop 1	LPR	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1,2) DACx (x=1,2) OPAMPx (x=1,2) USARTx (x=1...5) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=1...3) ⁽⁷⁾ LPTIMx (x=1,2) *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1..2) USARTx (x=1...5) ⁽⁶⁾ LPUART1 ⁽⁶⁾ I2Cx (x=1...3) ⁽⁷⁾ LPTIMx (x=1,2) OTG_FS ⁽⁸⁾ SWPMI1 ⁽⁹⁾	6.6 μ A w/o RTC 6.9 μ A w RTC	4 μ s in SRAM 6 μ s in Flash
Stop 2	LPR	No	Off	ON	LSE LSI	BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1..2) I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIM1 *** All other peripherals are frozen.	Reset pin, all I/Os BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1..2) I2C3 ⁽⁷⁾ LPUART1 ⁽⁶⁾ LPTIM1	1.1 μ A w/o RTC 1.4 μ A w/RTC	5 μ s in SRAM 7 μ s in Flash



Table 4. STM32L476 modes overview (continued)

Mode	Regulator ⁽¹⁾	CPU	Flash	SRAM	Clocks	DMA & Peripherals ⁽²⁾	Wakeup source	Consumption ⁽³⁾	Wakeup time
Standby	LPR	Powered Off	Off	SRAM2 ON	LSE LSI	BOR, RTC, IWDG ***	Reset pin 5 I/Os (WKUPx) ⁽¹⁰⁾ BOR, RTC, IWDG	0.35 μ A w/o RTC 0.65 μ A w/ RTC	14 μ s
	OFF			Powered Off		All other peripherals are powered off. *** I/O configuration can be floating, pull-up or pull-down		0.12 μ A w/o RTC 0.42 μ A w/ RTC	
Shutdown	OFF	Powered Off	Off	Powered Off	LSE	RTC *** All other peripherals are powered off. *** I/O configuration can be floating, pull-up or pull-down ⁽¹¹⁾	Reset pin 5 I/Os (WKUPx) ⁽¹⁰⁾ RTC	0.03 μ A w/o RTC 0.33 μ A w/ RTC	256 μ s

- LPR means Main regulator is OFF and Low-power regulator is ON.
- All peripherals can be active or clock gated to save power consumption.
- Typical current at $V_{DD} = 1.8$ V, 25°C. Consumptions values provided running from SRAM, Flash memory Off, 80 MHz in Range 1, 26 MHz in Range 2, 2 MHz in LPRun/LPSleep.
- The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM.
- The SRAM1 and SRAM2 clocks can be gated on or off independently.
- U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- OTG_FS wakeup by resume from suspend and attach detection protocol event.
- SWPMI1 wakeup by resume from suspend.
- The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PE6, PA2, PC5.
- I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

By default, the microcontroller is in Run mode after a system or a power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- **Low-power run mode**

This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.
- **Low-power sleep mode**

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode.
- **Stop 0, Stop 1 and Stop 2 modes**

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the VCORE domain are stopped, the PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the VCORE domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

The system clock when exiting from Stop 0, Stop1 or Stop2 modes can be either MSI up to 48 MHz or HSI16, depending on software configuration.
- **Standby mode**

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the VCORE domain is powered off. The PLL, the MSI RC, the HSI16 RC and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1 and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2 can be retained in