



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Ultra-low-power Arm® Cortex®-M4 32-bit MCU+FPU, 150DMIPS,
up to 2MB Flash, 640KB SRAM, LCD-TFT & MIPI DSI, AES+HASH

Datasheet- production data

Features

- Ultra-low-power with FlexPowerControl
 - 1.71 V to 3.6 V power supply
 - -40 °C to 85/125 °C temperature range
 - Batch acquisition mode (BAM)
 - 305 nA in VBAT mode: supply for RTC and 32x32-bit backup registers
 - 33 nA Shutdown mode (5 wakeup pins)
 - 125 nA Standby mode (5 wakeup pins)
 - 420 nA Standby mode with RTC
 - 2.8 µA Stop 2 with RTC
 - 110 µA/MHz Run mode
 - 5 µs wakeup from Stop mode
 - Brownout reset (BOR) in all modes except shutdown
 - Interconnect matrix
- Core: Arm® 32-bit Cortex®-M4 CPU with FPU, adaptive real-time accelerator (ART Accelerator™) allowing 0-wait-state execution from Flash memory, frequency up to 120 MHz, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Performance benchmark
 - 1.25 DMIPS/MHz (Dystone 2.1)
 - 409.20 Coremark® (3.41 Coremark/MHz @120 MHz)
- Energy benchmark
 - 233 ULPMark™CP score
 - 56.5 ULPMark™PP score
- Clock sources
 - 4 to 48 MHz crystal oscillator
 - 32 kHz crystal oscillator for RTC (LSE)
 - Internal 16 MHz factory-trimmed RC ($\pm 1\%$)
 - Internal low-power 32 kHz RC ($\pm 5\%$)
 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than $\pm 0.25\%$ accuracy)
 - Internal 48 MHz with clock recovery



- 3 PLLs for system clock, USB, audio, ADC
- RTC with HW calendar, alarms and calibration
- Up to 24 capacitive sensing channels: support touchkey, linear and rotary touch sensors
- Advanced graphics features
 - Chrom-ART Accelerator™ (DMA2D) for enhanced graphic content creation
 - Chrom-GRC™ (GFXMMU) allowing up to 20% of graphic resources optimization
 - MIPI® DSI Host controller with two DSI lanes running at up to 500 Mbits/s each
 - LCD-TFT controller
- 16x timers: 2 x 16-bit advanced motor-control, 2 x 32-bit and 5 x 16-bit general purpose, 2x 16-bit basic, 2x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- Up to 136 fast I/Os, most 5 V-tolerant, up to 14 I/Os with independent supply down to 1.08 V
- Memories
 - 2-Mbyte Flash, 2 banks read-while-write, proprietary code readout protection
 - 640 Kbytes of SRAM including 64 Kbytes with hardware parity check
 - External memory interface for static memories supporting SRAM, PSRAM, NOR, NAND and FRAM memories
 - 2 x OctoSPI memory interface
- 4x digital filters for sigma delta modulator
- Rich analog peripherals (independent supply)
 - 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200 µA/Msp
 - 2x 12-bit DAC, low-power sample and hold
 - 2x operational amplifiers with built-in PGA

- 2x ultra-low-power comparators
- 20x communication interfaces
 - USB OTG 2.0 full-speed, LPM and BCD
 - 2x SAIs (serial audio interface)
 - 4x I2C FM+(1 Mbit/s), SMBus/PMBus
 - 6x USARTs (ISO 7816, LIN, IrDA, modem)
 - 3x SPIs (5x SPIs with the dual OctoSPI)
 - CAN (2.0B Active) and SDMMC
- 14-channel DMA controller
- True random number generator
- CRC calculation unit, 96-bit unique ID
- 8- to 14-bit camera interface up to 32 MHz (black and white) or 10 MHz (color)
- Encryption hardware accelerator: AES (128/256-bit key), HASH (SHA-256)
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell (ETM)

Table 1. Device summary

| Reference | Part numbers |
|------------------|--|
| STM32L4S5xx | STM32L4S5VI, STM32L4S5QI, STM32L4S5ZI, STM32L4S5AI |
| STM32L4S7xx | STM32L4S7VI, STM32L4S7ZI, STM32L4S7AI |
| STM32L4S9xx | STM32L4S9VI, STM32L4S9ZI, STM32L4S9AI |

Contents

| | | |
|----------|--|-----------|
| 1 | Introduction | 12 |
| 2 | Description | 13 |
| 3 | Functional overview | 17 |
| 3.1 | Arm® Cortex®-M4 core with FPU | 17 |
| 3.2 | Adaptive real-time memory accelerator (ART Accelerator™) | 17 |
| 3.3 | Memory protection unit | 17 |
| 3.4 | Embedded Flash memory | 18 |
| 3.5 | Embedded SRAM | 19 |
| 3.6 | Multi-AHB bus matrix | 20 |
| 3.7 | Firewall | 20 |
| 3.8 | Boot modes | 21 |
| 3.9 | Cyclic redundancy check calculation unit (CRC) | 21 |
| 3.10 | Power supply management | 22 |
| 3.10.1 | Power supply schemes | 22 |
| 3.10.2 | Power supply supervisor | 25 |
| 3.10.3 | Voltage regulator | 25 |
| 3.10.4 | Low-power modes | 27 |
| 3.10.5 | Reset mode | 35 |
| 3.10.6 | VBAT operation | 35 |
| 3.11 | Interconnect matrix | 35 |
| 3.12 | Clocks and startup | 37 |
| 3.13 | General-purpose inputs/outputs (GPIOs) | 40 |
| 3.14 | Direct memory access controller (DMA) | 40 |
| 3.15 | DMA request router (DMAMux) | 41 |
| 3.16 | Chrom-ART Accelerator™ (DMA2D) | 41 |
| 3.17 | Chrom-GRC™ (GFXMMU) | 41 |
| 3.18 | Interrupts and events | 42 |
| 3.18.1 | Nested vectored interrupt controller (NVIC) | 42 |
| 3.18.2 | Extended interrupt/event controller (EXTI) | 42 |
| 3.19 | Analog-to-digital converter (ADC) | 43 |

| | | |
|--------|--|----|
| 3.19.1 | Temperature sensor | 43 |
| 3.19.2 | Internal voltage reference (VREFINT) | 44 |
| 3.19.3 | VBAT battery voltage monitoring | 44 |
| 3.20 | Digital to analog converter (DAC) | 44 |
| 3.21 | Voltage reference buffer (VREFBUF) | 45 |
| 3.22 | Comparators (COMP) | 45 |
| 3.23 | Operational amplifier (OPAMP) | 46 |
| 3.24 | Touch sensing controller (TSC) | 46 |
| 3.25 | LCD-TFT controller (LTDC) | 47 |
| 3.26 | DSI Host (DSIHOST) | 47 |
| 3.27 | Digital filter for sigma-delta modulators (DFSDM) | 49 |
| 3.28 | Random number generator (RNG) | 50 |
| 3.29 | Digital camera interface (DCMI) | 50 |
| 3.30 | Advanced encryption standard hardware accelerator (AES) | 51 |
| 3.31 | HASH hardware accelerator (HASH) | 51 |
| 3.32 | Timers and watchdogs | 51 |
| 3.32.1 | Advanced-control timer (TIM1, TIM8) | 52 |
| 3.32.2 | General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17) | 53 |
| 3.32.3 | Basic timers (TIM6 and TIM7) | 53 |
| 3.32.4 | Low-power timer (LPTIM1 and LPTIM2) | 53 |
| 3.32.5 | Independent watchdog (IWDG) | 54 |
| 3.32.6 | System window watchdog (WWDG) | 54 |
| 3.32.7 | SysTick timer | 54 |
| 3.33 | Real-time clock (RTC) and backup registers | 55 |
| 3.34 | Inter-integrated circuit interface (I^2C) | 55 |
| 3.35 | Universal synchronous/asynchronous receiver transmitter (USART) | 57 |
| 3.36 | Low-power universal asynchronous receiver transmitter (LPUART) | 58 |
| 3.37 | Serial peripheral interface (SPI) | 58 |
| 3.38 | Serial audio interfaces (SAI) | 58 |
| 3.39 | Controller area network (CAN) | 59 |
| 3.40 | Secure digital input/output and MultiMediaCards Interface (SDMMC) | 60 |
| 3.41 | Universal serial bus on-the-go full-speed (OTG_FS) | 61 |
| 3.42 | Clock recovery system (CRS) | 61 |

| | | |
|----------|---|------------|
| 3.43 | Flexible static memory controller (FSMC) | 61 |
| 3.44 | OctoSPI interface (OctoSPI) | 62 |
| 3.45 | OctoSPI IO manager (OctoSPIIOM) | 63 |
| 3.46 | Development support | 63 |
| 3.46.1 | Serial wire JTAG debug port (SWJ-DP) | 63 |
| 3.46.2 | Embedded Trace Macrocell™ | 64 |
| 4 | Pinouts and pin description | 65 |
| 5 | Memory mapping | 113 |
| 6 | Electrical characteristics | 118 |
| 6.1 | Parameter conditions | 118 |
| 6.1.1 | Minimum and maximum values | 118 |
| 6.1.2 | Typical values | 118 |
| 6.1.3 | Typical curves | 118 |
| 6.1.4 | Loading capacitor | 118 |
| 6.1.5 | Pin input voltage | 118 |
| 6.1.6 | Power supply scheme | 119 |
| 6.1.7 | Current consumption measurement | 120 |
| 6.2 | Absolute maximum ratings | 120 |
| 6.3 | Operating conditions | 122 |
| 6.3.1 | General operating conditions | 122 |
| 6.3.2 | Operating conditions at power-up / power-down | 124 |
| 6.3.3 | Embedded reset and power control block characteristics | 124 |
| 6.3.4 | Embedded voltage reference | 126 |
| 6.3.5 | Supply current characteristics | 128 |
| 6.3.6 | Wakeup time from low-power modes and voltage scaling transition times | 154 |
| 6.3.7 | External clock source characteristics | 157 |
| 6.3.8 | Internal clock source characteristics | 162 |
| 6.3.9 | PLL characteristics | 169 |
| 6.3.10 | MIPI D-PHY characteristics | 169 |
| 6.3.11 | MIPI D-PHY PLL characteristics | 172 |
| 6.3.12 | MIPI D-PHY regulator characteristics | 173 |
| 6.3.13 | Flash memory characteristics | 174 |
| 6.3.14 | EMC characteristics | 175 |

| | | |
|----------|--|------------|
| 6.3.15 | Electrical sensitivity characteristics | 176 |
| 6.3.16 | I/O current injection characteristics | 177 |
| 6.3.17 | I/O port characteristics | 178 |
| 6.3.18 | NRST pin characteristics | 184 |
| 6.3.19 | Extended interrupt and event controller input (EXTI) characteristics . | 185 |
| 6.3.20 | Analog switches booster | 185 |
| 6.3.21 | Analog-to-digital converter characteristics | 186 |
| 6.3.22 | Digital-to-Analog converter characteristics | 199 |
| 6.3.23 | Voltage reference buffer characteristics | 204 |
| 6.3.24 | Comparator characteristics | 206 |
| 6.3.25 | Operational amplifiers characteristics | 207 |
| 6.3.26 | Temperature sensor characteristics | 211 |
| 6.3.27 | V_{BAT} monitoring characteristics | 211 |
| 6.3.28 | DFSDM characteristics | 212 |
| 6.3.29 | Timer characteristics | 213 |
| 6.3.30 | Communication interfaces characteristics | 215 |
| 6.3.31 | FSMC characteristics | 224 |
| 6.3.32 | OctoSPI characteristics | 240 |
| 6.3.33 | Camera interface (DCMI) timing specifications | 248 |
| 6.3.34 | LCD-TFT controller (LTDC) characteristics | 249 |
| 6.3.35 | SD/SDIO/MMC card host interfaces (SDMMC) | 250 |
| 7 | Package information | 253 |
| 7.1 | UFBGA169 package information | 253 |
| 7.2 | UFBGA144 package information | 256 |
| 7.3 | LQFP144 package information | 259 |
| 7.4 | WLCSP144 package information | 263 |
| 7.5 | UFBGA132 package information | 266 |
| 7.6 | LQFP100 package information | 269 |
| 7.7 | Thermal characteristics | 272 |
| 7.7.1 | Reference document | 272 |
| 7.7.2 | Selecting the product temperature range | 272 |
| 8 | Ordering information | 275 |
| 9 | Revision history | 276 |

List of tables

| | | |
|-----------|--|-----|
| Table 1. | Device summary | 2 |
| Table 2. | STM32L4S5xx, STM32L4S7xx and STM32L4S9xx features and peripheral counts | 14 |
| Table 3. | Access status versus readout protection level and execution modes. | 18 |
| Table 4. | STM32L4S5xx modes overview | 27 |
| Table 5. | Functionalities depending on the working mode | 32 |
| Table 6. | STM32L4S5xx, STM32L4S7xx and STM32L4S9xx peripherals interconnect matrix | 35 |
| Table 7. | DMA implementation | 40 |
| Table 8. | Temperature sensor calibration values | 44 |
| Table 9. | Internal voltage reference calibration values | 44 |
| Table 10. | Timer feature comparison | 52 |
| Table 11. | I2C implementation | 56 |
| Table 12. | USART/UART/LPUART features | 57 |
| Table 13. | SAI implementation | 59 |
| Table 14. | Legend/abbreviations used in the pinout table | 72 |
| Table 15. | STM32L4Sxxx pin definitions | 73 |
| Table 16. | Alternate function AF0 to AF7 | 95 |
| Table 17. | Alternate function AF8 to AF15 | 104 |
| Table 18. | STM32L4S5xx, STM32L4S7xx and STM32L4S9xx memory map and peripheral register boundary addresses | 114 |
| Table 19. | Voltage characteristics | 120 |
| Table 20. | Current characteristics | 121 |
| Table 21. | Thermal characteristics | 122 |
| Table 22. | General operating conditions | 122 |
| Table 23. | Operating conditions at power-up / power-down | 124 |
| Table 24. | Embedded reset and power control block characteristics | 124 |
| Table 25. | Embedded internal voltage reference | 126 |
| Table 26. | Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) . | 129 |
| Table 27. | Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF) . | 130 |
| Table 28. | Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART disable | 131 |
| Table 29. | Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART disable | 132 |
| Table 30. | Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 | 133 |
| Table 31. | Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) | 134 |
| Table 32. | Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable | 136 |
| Table 33. | Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1 | 137 |
| Table 34. | Current consumption in Sleep and Low-power sleep mode, Flash ON | 138 |
| Table 35. | Current consumption in Low-power sleep mode, Flash in power-down | 139 |
| Table 36. | Current consumption in Stop 2 mode, SRAM3 disabled | 140 |
| Table 37. | Current consumption in Stop 2 mode, SRAM3 enabled | 141 |

| | | |
|-----------|---|-----|
| Table 38. | Current consumption in Stop 1 mode | 142 |
| Table 39. | Current consumption in Stop 0 mode | 143 |
| Table 40. | Current consumption in Standby mode | 143 |
| Table 41. | Current consumption in Shutdown mode | 145 |
| Table 42. | Current consumption in VBAT mode | 147 |
| Table 43. | Peripheral current consumption | 149 |
| Table 44. | Low-power mode wakeup timings | 154 |
| Table 45. | Regulator modes transition times | 156 |
| Table 46. | Wakeup time using USART/LPUART | 156 |
| Table 47. | High-speed external user clock characteristics. | 157 |
| Table 48. | Low-speed external user clock characteristics | 158 |
| Table 49. | HSE oscillator characteristics | 159 |
| Table 50. | LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz) | 161 |
| Table 51. | HSI16 oscillator characteristics | 162 |
| Table 52. | MSI oscillator characteristics | 164 |
| Table 53. | HSI48 oscillator characteristics | 167 |
| Table 54. | LSI oscillator characteristics | 168 |
| Table 55. | PLL, PLLSAI1, PLLSAI2 characteristics | 169 |
| Table 56. | MIPI D-PHY characteristics | 170 |
| Table 57. | MIPI D-PHY AC characteristics LP mode and HS/LP transitions | 171 |
| Table 58. | DSI-PLL characteristics | 172 |
| Table 59. | DSI regulator characteristics | 173 |
| Table 60. | Flash memory characteristics | 174 |
| Table 61. | Flash memory endurance and data retention | 174 |
| Table 62. | EMS characteristics | 175 |
| Table 63. | EMI characteristics | 176 |
| Table 64. | ESD absolute maximum ratings | 176 |
| Table 65. | Electrical sensitivities | 177 |
| Table 66. | I/O current injection susceptibility | 178 |
| Table 67. | I/O static characteristics | 178 |
| Table 68. | Output voltage characteristics | 181 |
| Table 69. | I/O AC characteristics | 182 |
| Table 70. | NRST pin characteristics | 184 |
| Table 71. | EXTI input characteristics | 185 |
| Table 72. | Analog switches booster characteristics | 185 |
| Table 73. | ADC characteristics | 186 |
| Table 74. | Maximum ADC RAIN | 188 |
| Table 75. | ADC accuracy - limited test conditions 1 | 190 |
| Table 76. | ADC accuracy - limited test conditions 2 | 192 |
| Table 77. | ADC accuracy - limited test conditions 3 | 194 |
| Table 78. | ADC accuracy - limited test conditions 4 | 196 |
| Table 79. | DAC characteristics | 199 |
| Table 80. | DAC accuracy | 202 |
| Table 81. | VREFBUF characteristics | 204 |
| Table 82. | COMP characteristics | 206 |
| Table 83. | OPAMP characteristics | 207 |
| Table 84. | TS characteristics | 211 |
| Table 85. | V_{BAT} monitoring characteristics | 211 |
| Table 86. | V_{BAT} charging characteristics | 211 |
| Table 87. | DFSDM characteristics | 212 |
| Table 88. | TIMx characteristics | 214 |
| Table 89. | IWDG min/max timeout period at 32 kHz (LSI). | 214 |

| | | |
|------------|---|-----|
| Table 90. | WWDG min/max timeout value at 120 MHz (PCLK) | 214 |
| Table 91. | I2C analog filter characteristics | 215 |
| Table 92. | SPI characteristics | 216 |
| Table 93. | SAI characteristics | 220 |
| Table 94. | USB electrical characteristics | 222 |
| Table 95. | USB OTG electrical characteristics | 223 |
| Table 96. | USB BCD DC electrical characteristics | 223 |
| Table 97. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings | 226 |
| Table 98. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings | 226 |
| Table 99. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings | 227 |
| Table 100. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings | 228 |
| Table 101. | Asynchronous multiplexed PSRAM/NOR read timings | 229 |
| Table 102. | Asynchronous multiplexed PSRAM/NOR read-NWAIT timings | 229 |
| Table 103. | Asynchronous multiplexed PSRAM/NOR write timings | 230 |
| Table 104. | Asynchronous multiplexed PSRAM/NOR write-NWAIT timings | 231 |
| Table 105. | Synchronous multiplexed NOR/PSRAM read timings | 233 |
| Table 106. | Synchronous multiplexed PSRAM write timings | 235 |
| Table 107. | Synchronous non-multiplexed NOR/PSRAM read timings | 236 |
| Table 108. | Synchronous non-multiplexed PSRAM write timings | 238 |
| Table 109. | Switching characteristics for NAND Flash read cycles | 240 |
| Table 110. | Switching characteristics for NAND Flash write cycles | 240 |
| Table 111. | OctoSPI characteristics in SDR mode | 241 |
| Table 112. | OctoSPI characteristics in DTR mode (no DQS) | 242 |
| Table 113. | OctoSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus | 243 |
| Table 114. | DCMI characteristics | 248 |
| Table 115. | LTDC characteristics | 250 |
| Table 116. | Dynamics characteristics: SD / eMMC characteristics at VDD = 2.7 V to 3.6 V | 250 |
| Table 117. | Dynamics characteristics: eMMC characteristics at VDD = 1.71 V to 1.9 V | 251 |
| Table 118. | UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data | 253 |
| Table 119. | UFBGA169 recommended PCB design rules (0.5 mm pitch BGA) | 254 |
| Table 120. | UFBGA144 - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball grid array package mechanical data | 256 |
| Table 121. | UFBGA144 recommended PCB design rules (0.80 mm pitch BGA) | 257 |
| Table 122. | LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data | 260 |
| Table 123. | WLCSP - 144 bump, 5.24x 5.24 mm, 0.40 mm pitch, wafer level chip scale, mechanical data | 264 |
| Table 124. | WLCSP - 144 bump, 5.24x 5.24 mm, 0.40 mm pitch, wafer level chip scale, recommended PCB design rules | 265 |
| Table 125. | UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data | 266 |
| Table 126. | UFBGA132 recommended PCB design rules (0.5 mm pitch BGA) | 267 |
| Table 127. | LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data | 269 |
| Table 128. | Package thermal characteristics | 272 |
| Table 129. | STM32L4Sxxx ordering information scheme | 275 |
| Table 130. | Document revision history | 276 |

List of figures

| | | |
|------------|--|-----|
| Figure 1. | STM32L4S5xx, STM32L4S7xx and STM32L4S9xx block diagram | 16 |
| Figure 2. | Multi-AHB bus matrix | 20 |
| Figure 3. | STM32L4S5xx and STM32L4S7xx power supply overview | 23 |
| Figure 4. | STM32L4S9xx power supply overview | 24 |
| Figure 5. | Power-up/down sequence | 25 |
| Figure 6. | Clock tree | 39 |
| Figure 7. | Voltage reference buffer | 45 |
| Figure 8. | STM32L4S5xx and STM32L4S7xx UFBGA169 ballout ⁽¹⁾ | 65 |
| Figure 9. | STM32L4S9xx UFBGA169 ballout ⁽¹⁾ | 65 |
| Figure 10. | STM32L4S5xx and STM32L4S7xx LQFP144 pinout ⁽¹⁾ | 66 |
| Figure 11. | STM32L4S9xx LQFP144 pinout ⁽¹⁾ | 67 |
| Figure 12. | STM32L4S9xx UFBGA144 ballout ⁽¹⁾ | 68 |
| Figure 13. | STM32L4S9xx WLCSP144 ballout ⁽¹⁾ | 68 |
| Figure 14. | STM32L4S5xx WLCSP144 ballout ⁽¹⁾ | 69 |
| Figure 15. | STM32L4S5xx UFBGA132 ballout ⁽¹⁾ | 69 |
| Figure 16. | STM32L4S5xx and STM32L4S7xx LQFP100 pinout ⁽¹⁾ | 70 |
| Figure 17. | STM32L4S9xx LQFP100 pinout ⁽¹⁾ | 71 |
| Figure 18. | STM32L4S5xx, STM32L4S7xx and STM32L4S9xx memory map | 113 |
| Figure 19. | Pin loading conditions | 118 |
| Figure 20. | Pin input voltage | 118 |
| Figure 21. | Power supply scheme | 119 |
| Figure 22. | Current consumption measurement | 120 |
| Figure 23. | VREFINT versus temperature | 127 |
| Figure 24. | High-speed external clock source AC timing diagram | 157 |
| Figure 25. | Low-speed external clock source AC timing diagram | 158 |
| Figure 26. | Typical application with an 8 MHz crystal | 160 |
| Figure 27. | Typical application with a 32.768 kHz crystal | 161 |
| Figure 28. | HSI16 frequency versus temperature | 163 |
| Figure 29. | Typical current consumption versus MSI frequency | 166 |
| Figure 30. | HSI48 frequency versus temperature | 168 |
| Figure 31. | MIPI D-PHY HS/LP clock lane transition timing diagram | 172 |
| Figure 32. | MIPI D-PHY HS/LP data lane transition timing diagram | 172 |
| Figure 33. | I/O input characteristics | 180 |
| Figure 34. | I/O AC characteristics definition ⁽¹⁾ | 184 |
| Figure 35. | Recommended NRST pin protection | 185 |
| Figure 36. | ADC accuracy characteristics | 198 |
| Figure 37. | Typical connection diagram using the ADC | 198 |
| Figure 38. | 12-bit buffered / non-buffered DAC | 201 |
| Figure 39. | SPI timing diagram - slave mode and CPHA = 0 | 217 |
| Figure 40. | SPI timing diagram - slave mode and CPHA = 1 | 218 |
| Figure 41. | SPI timing diagram - master mode | 218 |
| Figure 42. | SAI master timing waveforms | 221 |
| Figure 43. | SAI slave timing waveforms | 221 |
| Figure 44. | USB OTG timings – definition of data signal rise and fall time | 223 |
| Figure 45. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms | 225 |
| Figure 46. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms | 227 |
| Figure 47. | Asynchronous multiplexed PSRAM/NOR read waveforms | 228 |

| | | |
|------------|---|-----|
| Figure 48. | Asynchronous multiplexed PSRAM/NOR write waveforms | 230 |
| Figure 49. | Synchronous multiplexed NOR/PSRAM read timings | 232 |
| Figure 50. | Synchronous multiplexed PSRAM write timings | 234 |
| Figure 51. | Synchronous non-multiplexed NOR/PSRAM read timings | 236 |
| Figure 52. | Synchronous non-multiplexed PSRAM write timings | 237 |
| Figure 53. | NAND controller waveforms for read access | 239 |
| Figure 54. | NAND controller waveforms for write access | 239 |
| Figure 55. | NAND controller waveforms for common memory read access | 239 |
| Figure 56. | NAND controller waveforms for common memory write access | 240 |
| Figure 57. | OctoSPI timing diagram - SDR mode | 245 |
| Figure 58. | OctoSPI timing diagram - DDR mode | 245 |
| Figure 59. | OctoSPI Hyperbus clock | 245 |
| Figure 60. | OctoSPI Hyperbus read | 246 |
| Figure 61. | OctoSPI Hyperbus read with double latency | 246 |
| Figure 62. | OctoSPI Hyperbus write | 247 |
| Figure 63. | DCMI timing diagram | 248 |
| Figure 64. | SDIO high-speed mode | 252 |
| Figure 65. | SD default mode | 252 |
| Figure 66. | DDR mode | 252 |
| Figure 67. | UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline | 253 |
| Figure 68. | UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array recommended footprint | 254 |
| Figure 69. | UFBGA169 marking (package top view) | 255 |
| Figure 70. | UFBGA144 - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball grid array package outline | 256 |
| Figure 71. | UFBGA144 - 144-pin, 10 x 10 mm, 0.80 mm pitch, ultra fine pitch ball grid array package recommended footprint | 257 |
| Figure 72. | UFBGA144 marking (package top view) | 258 |
| Figure 73. | LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline | 259 |
| Figure 74. | LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package recommended footprint | 261 |
| Figure 75. | LQFP144 marking (package top view) | 262 |
| Figure 76. | WLCSP - 144 bump, 5.24x 5.24 mm, 0.40 mm pitch, wafer level chip scale, package outline | 263 |
| Figure 77. | WLCSP - 144 bump, 5.24x 5.24 mm, 0.40 mm pitch, wafer level chip scale, recommended footprint | 264 |
| Figure 78. | WLCSP144 marking (package top view) | 265 |
| Figure 79. | UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline | 266 |
| Figure 80. | UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package recommended footprint | 267 |
| Figure 81. | UFBGA132 marking (package top view) | 268 |
| Figure 82. | LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline | 269 |
| Figure 83. | LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint | 270 |
| Figure 84. | LQFP100 marking (package top view) | 271 |

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L4Sxxx microcontrollers.

This document should be read in conjunction with the STM32L4Sxxx reference manual (RM0432). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the Arm®(a) Cortex®-M4 core, please refer to the Cortex®-M4 Technical Reference Manual, available from the www.arm.com website.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32L4S5xx, STM32L4S7xx and STM32L4S9xx devices are an ultra-low-power microcontrollers family (STM32L4+ Series) based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 120 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm® single-precision data-processing instructions and all the data types. The Cortex-M4 core also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (2 Mbytes of Flash memory and 640 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), two OctoSPI Flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L4Sxxx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and a firewall.

These devices offer a fast 12-bit ADC (5 Msps), two comparators, two operational amplifiers, two DAC channels, an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and two 16-bit low-power timers. The devices support four digital filters for external sigma delta modulators (DFSDM). In addition, up to 24 capacitive sensing channels are available.

They also feature standard and advanced communication interfaces such as:

- Four I2Cs
- Three SPIs
- Three USARTs, two UARTs and one low-power UART
- Two SAIs
- One SDMMC
- One CAN
- One USB OTG full-speed
- Camera interface
- DMA2D controller

The STM32L4S5xx, STM32L4S7xx and STM32L4S9xx devices embed an AES and a HASH hardware accelerator.

The devices operate in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported like an analog independent supply input for ADC, DAC, OPAMPs and comparators, a 3.3 V dedicated supply input for USB and up to 14 I/Os, which can be supplied independently down to 1.08 V. A VBAT input allows to backup the RTC and backup the registers.

The STM32L4Sxxx family offers six packages from 100-pin to 169-pin.

Table 2. STM32L4S5xx, STM32L4S7xx and STM32L4S9xx features and peripheral counts


| Peripheral | S5VI | S7VI | S9VI | S5QI | S5ZI | S7ZI | S9ZI | S5AI | S7AI | S9AI | | | | | | | | |
|---|---------------------------------------|-----------------------------|------|------|------|------|------|------|------|------|--|--|--|--|--|--|--|--|
| Flash memory | 2 Mbytes | | | | | | | | | | | | | | | | | |
| SRAM | System | 640 (192 + 64 + 384) Kbytes | | | | | | | | | | | | | | | | |
| | Backup | 128 bytes | | | | | | | | | | | | | | | | |
| External memory controller for static memories (FSMC) | Yes ⁽¹⁾ | | | Yes | | | | | | | | | | | | | | |
| OctoSPI | 2 | | | | | | | | | | | | | | | | | |
| Timers | Advanced control | 2 (16-bit) | | | | | | | | | | | | | | | | |
| | General purpose | 5 (16-bit) 2 (32-bit) | | | | | | | | | | | | | | | | |
| | Basic | 2 (16-bit) | | | | | | | | | | | | | | | | |
| | Low-power | 2 (16-bit) | | | | | | | | | | | | | | | | |
| | SysTick timer | 1 | | | | | | | | | | | | | | | | |
| | Watchdog timers (independent, window) | 2 | | | | | | | | | | | | | | | | |
| Comm. interfaces | SPI | 3 | | | | | | | | | | | | | | | | |
| | I ² C | 4 | | | | | | | | | | | | | | | | |
| | USART/UART | 3 2 1 | | | | | | | | | | | | | | | | |
| | UART LPUART | | | | | | | | | | | | | | | | | |
| | SAI | 2 | | | | | | | | | | | | | | | | |
| | CAN | 1 | | | | | | | | | | | | | | | | |
| | USB OTG FS | Yes | | | | | | | | | | | | | | | | |
| | SDMMC | Yes | | | | | | | | | | | | | | | | |
| Digital filters for sigma-delta modulators | Yes (4 filters) | | | | | | | | | | | | | | | | | |
| Number of channels | 8 | | | | | | | | | | | | | | | | | |
| RTC | Yes | | | | | | | | | | | | | | | | | |
| Tamper pins | 3 | | | | | | | | | | | | | | | | | |
| Camera interface | Yes | | | | | | | | | | | | | | | | | |
| Chrom-ART Accelerator™ | Yes | | | | | | | | | | | | | | | | | |
| Chrom-GRC™ | No | Yes | | No | | Yes | | No | | Yes | | | | | | | | |

**Table 2. STM32L4S5xx, STM32L4S7xx and STM32L4S9xx
features and peripheral counts (continued)**

| Peripheral | S5VI | S7VI | S9VI | S5QI | S5ZI | S7ZI | S9ZI | S5AI | S7AI | S9AI |
|--|---------|---------|---|-----------|-----------------------|----------|-------------------------------------|----------|------|-----------------|
| LCD - TFT | No | Yes | | No | | Yes | | No | Yes | |
| MIPI DSI Host ⁽²⁾ | No | | Yes | No | | | Yes | No | | Yes |
| Random number generator | | | | | Yes | | | | | |
| AES + HASH | | | | | Yes | | | | | |
| GPIOs | 83 | 77 | 110 | 115 | 112 | 140 | 131 | | | |
| Wakeup pins | 5 | 4 | 5 | 5 | 5 | 5 | 4 | | | |
| Nb of I/Os down to 1.08 V | 0 | 0 | 14 | 14 | 11 | 14 | 13 | | | |
| Capacitive sensing Number of channels | 21 | 18 | | | 24 | | | | | |
| 12-bit ADCs Number of channels | 16 | 14 | | | 16 | | | 14 | | |
| 12-bit DAC Number of channels | | | 2 | 2 | | | | | | |
| Internal voltage reference buffer | | | Yes | | | | | | | |
| Analog comparator | | | 2 | | | | | | | |
| Operational amplifiers | | | 2 | | | | | | | |
| Max. CPU frequency | | | 120 MHz | | | | | | | |
| Operating voltage | | | 1.71 to 3.6 V | | | | | | | |
| Operating temperature | | | Ambient operating temperature: -40 to 85 °C / -40 to 125 °C | | | | | | | |
| Packages | LQFP100 | | | UFBGA 132 | LQFP 144 WLCS P144 | LQFP 144 | LQFP 144, UFBGA 144 WLCS P144 | UFBGA169 | | |
| Bootloader | USART 1 | USART 2 | USART 3 | SPI1 | SPI2 | I2C1 | I2C2 | I2C3 | CAN1 | USB through DFU |

- For the LQFP100 package, only FMC bank1 and NAND bank are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 chip select.
- The DSI Host interface is only available on the STM32L4S9xx sales types.

Figure 1. STM32L4S5xx, STM32L4S7xx and STM32L4S9xx block diagram



Note: AF: alternate function on I/O pins.

3 Functional overview

3.1 Arm® Cortex®-M4 core with FPU

The Arm® Cortex®-M4 with FPU processor is the latest generation of Arm® processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm® Cortex®-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm® core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm® core, the STM32L4Sxxx family is compatible with all Arm® tools and software.

Figure 1 shows the general block diagram of the STM32L4Sxxx family devices.

3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator that is optimized for the STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 150 DMIPS performance at 120 MHz, the accelerator implements an instruction prefetch queue and a branch cache, which increases the program's execution speed from the Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from the Flash memory at a CPU frequency of up to 120 MHz.

3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to eight protected areas, which can be divided in up to eight subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded Flash memory

The STM32L4Sxxx devices feature 2 Mbytes of embedded Flash memory which is available for storing programs and data.

The Flash interface features:

- Single or dual bank operating modes
- Read-while-write (RWW) in dual bank mode

This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported. Each bank contains 256 pages of 4 or 8 Kbytes (depending on the read access width).

Flexible protections can be configured thanks to the option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
 - Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.

Table 3. Access status versus readout protection level and execution modes

| Area | Protection level | User execution | | | Debug, boot from RAM or boot from system memory (loader) | | |
|------------------|------------------|----------------|-------|--------------------|--|-------|--------------------|
| | | Read | Write | Erase | Read | Write | Erase |
| Main memory | 1 | Yes | Yes | Yes | No | No | No |
| | 2 | Yes | Yes | Yes | N/A | N/A | N/A |
| System memory | 1 | Yes | No | No | Yes | No | No |
| | 2 | Yes | No | No | N/A | N/A | N/A |
| Option bytes | 1 | Yes | Yes | Yes | Yes | Yes | Yes |
| | 2 | Yes | No | No | N/A | N/A | N/A |
| Backup registers | 1 | Yes | Yes | N/A ⁽¹⁾ | No | No | N/A ⁽¹⁾ |
| | 2 | Yes | Yes | N/A | N/A | N/A | N/A |
| SRAM2 | 1 | Yes | Yes | Yes ⁽¹⁾ | No | No | No ⁽¹⁾ |
| | 2 | Yes | Yes | Yes | N/A | N/A | N/A |

1. Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming:
 - In single bank mode, four areas can be selected with 8-Kbyte granularity.
 - In dual bank mode, two areas per bank can be selected with 4-Kbyte granularity.

- Proprietary code readout protection (PCROP): a part of the Flash memory can be protected against read and write from third parties. The protected area is execute-only and it can only be reached by the STM32 CPU as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited:
 - In single bank mode, two areas can be selected with 128-bit granularity.
 - In dual bank mode, one area per bank can be selected with 64-bit granularity.

An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- The address of the ECC fail can be read in the ECC register.

3.5 Embedded SRAM

The STM32L4S5xx, STM32L4S7xx and STM32L4S9xx devices feature 640 Kbytes of embedded SRAM. This SRAM is split into three blocks:


- 192 Kbytes mapped at address 0x2000 0000 (SRAM1).
- 64 Kbytes located at address 0x1000 0000 with hardware parity check (SRAM2).
This memory is also mapped at address 0x2003 0000 offering a contiguous address space with the SRAM1.
This block is accessed through the ICode/DCode buses for maximum performance.
These 64 Kbytes SRAM can also be retained in Standby mode.
The SRAM2 can be write-protected with 1 Kbyte granularity.
- 384 Kbytes mapped at address 0x2004 0000 - (SRAM3).

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, DMA2D, SDMMC1, LCD-TFT and GFXMMU) and the slaves (Flash memory, RAM, FMC, OctoSPI, AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 2. Multi-AHB bus matrix



3.7 Firewall

These devices embed a firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The main features of the firewall are the following:

- Three segments can be protected and defined thanks to the firewall registers:
 - Code segment (located in Flash or SRAM1 if defined as executable protected area)
 - Non-volatile data segment (located in Flash)
 - Volatile data segment (located in SRAM1)
- The start address and the length of each segment are configurable:
 - Code segment: up to 2048 Kbytes with granularity of 256 bytes
 - Non-volatile data segment: up to 2048 Kbytes with granularity of 256 bytes
 - Volatile data segment: up to 192 Kbytes of SRAM1 with a granularity of 64 bytes
- Specific mechanism implemented to open the firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.

3.8 Boot modes

At startup, a BOOT0 pin and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

A Flash empty-check mechanism is implemented to force the boot from system Flash if the first Flash memory location is not programmed and if the boot selection is configured to boot from main Flash.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN or USB OTG FS in device mode through the DFU (device firmware upgrade).

3.9 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

3.10 Power supply management

3.10.1 Power supply schemes

The STM32L4x devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies can be provided for specific peripherals:

- $V_{DD} = 1.71 \text{ V to } 3.6 \text{ V}$
 V_{DD} is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- $V_{DDA} = 1.62 \text{ V (ADCs/COMPs) / } 1.8 \text{ V (DACs/OPAMPs) to } 2.4 \text{ V (VREFBUF) to } 3.6 \text{ V}$
 V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and should preferably be connected to V_{DD} when these peripherals are not used.
- $V_{DDUSB} = 3.0 \text{ V to } 3.6 \text{ V}$
 V_{DDUSB} is the external independent power supply for USB transceivers. The V_{DDUSB} voltage level is independent from the VDD voltage and should preferably be connected to VDD when the USB is not used.
- $V_{DDIO2} = 1.08 \text{ V to } 3.6 \text{ V}$
 V_{DDIO2} is the external power supply for 14 I/Os (port G[15:2]). The V_{DDIO2} voltage level is independent from the VDD voltage and should preferably be connected to VDD when PG[15:2] are not used.
- V_{DDDSI} is an independent DSI power supply dedicated for is used to supply the DSI regulator and MIPI D-PHY. This supply must be connected to the global VDD.
- V_{CAPDSI} pin is the output of DSI regulator (1.2 V) which must be connected externally to VDD12DSI.
- $V_{DD12DSI}$ pin is used to supply the MIPI D-PHY, and to supply clock and data lanes pins. An external capacitor of 2.2 uF must be connected on the VDD12DSI pin.
- $V_{BAT} = 1.55 \text{ V to } 3.6 \text{ V}$
 V_{BAT} is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.
- V_{REF-}, V_{REF+}
 V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.
When $V_{DDA} < 2 \text{ V}$ V_{REF+} must be equal to V_{DDA} .
When $V_{DDA} \geq 2 \text{ V}$ V_{REF+} must be between 2 V and V_{DDA} .
 V_{REF+} can be grounded when ADC and DAC are not active.
The internal voltage reference buffer supports two output voltages, which are configured with VRS bit in the VREFBUF_CSR register:
 - V_{REF+} around 2.048 V. This requires V_{DDA} equal to or higher than 2.4 V.
 - V_{REF+} around 2.5 V. This requires V_{DDA} equal to or higher than 2.8 V. V_{REF-} and V_{REF+} pins are not available on all packages. When not available, they are bonded to VSSA and VDDA, respectively.
When the V_{REF+} is double-bonded with VDDA in a package, the internal voltage reference buffer is not available and must be kept disable (refer to datasheet for

packages pinout description).

V_{REF} must always be equal to V_{SSA} .

An embedded linear voltage-regulator is used to supply the internal digital power V_{CORE} . V_{CORE} is the power supply for digital peripherals, SRAM1, SRAM2 and SRAM3. The Flash is supplied by V_{CORE} and V_{DD} .

Figure 3. STM32L4S5xx and STM32L4S7xx power supply overview






Figure 4. STM32L4S9xx power supply overview



During power-up and power-down phases, the following power sequence requirements must be respected:

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , V_{DDIO2} , V_{DDUSB} and V_{LCD}) must remain below $V_{DD} + 300$ mV.
- When V_{DD} is above 1 V, all power supplies are independent.
- During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ; this allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.



1. V_{DDX} refers to any power supply among V_{DDA} , V_{DDIO2} , V_{DDUSB} and V_{LCD} .

3.10.2 Power supply supervisor

The STM32L4S5xx, STM32L4S7xx and STM32L4S9xx devices have an integrated ultra-low-power Brownout reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the devices after power-on and during power-down. The devices remain in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The devices feature an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold.

An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embed a peripheral voltage monitor which compares the independent supply voltages V_{DDA} , V_{DDUSB} , V_{DDIO2} with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.10.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-power run, Low-power sleep, Stop 1 and Stop 2 modes. It is also used to supply the 64 Kbytes SRAM2 in standby with RAM2 retention.
- Both regulators are in power-down while they are in standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.