

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM632x, **STM682x**

5-pin supervisor with watchdog timer and push-button reset

Datasheet - production data



Features

- Precision V_{CC} monitoring of 5, 3.3, 3, or 2.5 V power supplies
- RST outputs (active low, push-pull or open drain)
- RST outputs (active high, push-pull)
- Reset pulse width of 1.4 ms, 200 ms and 240 ms (typ.)
- Watchdog timeout period of 1.6 s (typ.)
- Manual reset input (MR)
- Low supply current 3 μA (typ.)
- Guaranteed RST (RST) assertion down to V_{CC} = 1.0 V
- Operating temperature: -40 to +85 °C (industrial grade)
- RoHS compliance Lead-free components are compliant with the RoHS directive

Table 1. Device summary

Part number		Watchdog	Manual	Reset output			
		input reset input	Active low (push-pull)	Active high (push-pull)	Active low (open drain)		
STM632x	STM6321	~			~	~	
31100328	STM6322		~		~	~	
	STM6821	~	~		~		
	STM6822	~	~			~	
STM682x	STM6823	~	~	V			
	STM6824	~		~	~		
	STM6825		~	~	~		

Contents

1	Des	Description					
	1.1	Pin description	7				
		1.1.1 Active low, push-pull reset output (\overline{RST}) - 6823/6824/6825	. 7				
		1.1.2 Active low, open drain reset output (\overline{RST}) - STM6321/6322/6822	7				
		1.1.3 Push-button reset input (MR)	7				
		1.1.4 Watchdog input (WDI)	7				
		1.1.5 Active high reset output (RST)	. 7				
2	Ope	ration	0				
	2.1	Reset output	10				
	2.2	Open drain RST output	10				
	2.3	Push-button reset input (STM6322/6821/6822/6823/6825)	11				
	2.4	Watchdog input (STM6321/6821/6822/6823/6824)	11				
	2.5	Applications information	11				
		2.5.1 Watchdog input current	11				
		2.5.2 Ensuring a valid reset output down to V _{CC} = 0 V	11				
	2.6	Interfacing to microprocessors with bidirectional reset pins	12				
3	Турі	cal operating characteristics1	3				
4	Max	imum ratings	8				
5	DC a	and AC parameters1	9				
6	Pacl	kage information	24				
	6.1	SOT23-5 package information	25				
7	Part	numbering 2	27				
8	Revi	ision history 3	30				



STM632x, STM682x List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	5
Table 3.	Pin function	7
Table 4.	Absolute maximum ratings	. 18
Table 5.	Operating and AC measurement conditions	. 19
Table 6.	DC and AC characteristics	. 21
Table 7.	SOT23-5 mechanical data	. 25
Table 8.	SOT23-5 carrier tape dimensions	. 26
Table 9.	Ordering information scheme	. 27
Table 10.	Marking description	. 28
Table 11.	Document revision history	. 30



List of figures STM632x, STM682x

List of figures

Figure 1.	Logic diagram (\$1\integration 822/6823)	5
Figure 2.	Logic diagram (STM6321/6322/6824/6825)	5
Figure 3.	STM6822/6823 SOT23-5 connections	6
Figure 4.	STM6821 SOT23-5 connections	6
Figure 5.	STM6322/6825 SOT23-5 connections	6
Figure 6.	STM6321/6824 SOT23-5 connections	6
Figure 7.	Block diagram (STM6821/6822/6823)	8
Figure 8.	Block diagram (STM6321/6824)	8
Figure 9.	Block diagram (STM6322/6825)	8
Figure 10.	Hardware hookup	
Figure 11.	STM6321/6322/6822 open drain RST output with multiple supplies	10
Figure 12.	Ensuring RST valid to $V_{CC} = 0$, (active low push-pull outputs)	12
Figure 13.	Ensuring RST valid to $V_{CC} = 0$, (active high, push-pull outputs)	
Figure 14.	Interfacing to microprocessors with bidirectional reset I/O	12
Figure 15.	V _{CC} -to-reset output delay vs. temperature	13
Figure 16.	Supply current vs. temperature	
Figure 17.	MR-to-reset output delay vs. temperature	
Figure 18.	Normalized power-up t _{rec} vs. temperature	
Figure 19.	Normalized reset threshold voltage vs. temperature	
Figure 20.	Normalized power-up watchdog timeout period	15
Figure 21.	Voltage output low vs. I _{SINK}	16
Figure 22.	Voltage output high vs. I _{SOURCE}	
Figure 23.	Maximum transient duration vs. reset threshold overdrive	
Figure 24.	AC testing input/output waveforms	
Figure 25.	MR timing waveform	
Figure 26.	Watchdog timing	
Figure 27.	SOT23-5 package outline	25
Figure 28	SOT23-5 carrier tane	26



STM632x, STM682x Description

1 Description

The STM6xxx supervisors are self-contained devices which provide microprocessor supervisory functions. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (RST) is forced low (or high in the case of RST). These devices also offer a watchdog timer (except for STM6322/6825) and/or a push-button (\overline{MR}) reset input.

These devices are available in a standard 5-pin SOT23 package.




Figure 1. Logic diagram (STM6821/6822/6823)

1. For STM6821 only.




Figure 2. Logic diagram (STM6321/6322/6824/6825)


1. For STM6321/6824.

Table 2. Signal names

Name	Function		
MR	Push-button reset input		
WDI	Watchdog input		
RST	Active low reset output		
RST	Active high reset output		
V _{CC}	Supply voltage		
V _{SS}	Ground		


Description STM632x, STM682x

Figure 3. STM6822/6823 SOT23-5 connections




1. Open drain for STM6822.

Figure 4. STM6821 SOT23-5 connections




1. Push-pull only.

Figure 5. STM6322/6825 SOT23-5 connections



- 1. Open drain for STM6322.
- 2. Push-pull only.

Figure 6. STM6321/6824 SOT23-5 connections



- 1. Open drain for STM6321.
- 2. Push-pull only.

STM632x, STM682x Description

1.1 Pin description

1.1.1 Active low, push-pull reset output (RST) - 6823/6824/6825

Pulses low when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high.

1.1.2 Active low, open drain reset output (RST) - STM6321/6322/6822

Pulses low when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high. Connect a pull-up resistor to supply voltage.

1.1.3 Push-button reset input (MR)

A logic low on $\overline{\text{MR}}$ asserts the reset output. Reset remains asserted as long as $\overline{\text{MR}}$ is low and for t_{rec} after $\overline{\text{MR}}$ returns high. This active low input has an internal 52 k Ω pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

1.1.4 Watchdog input (WDI)

If WDI remains high or low for at least 1.6 s, the internal watchdog timer expires and reset is asserted. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge. The watchdog function **CAN** be disabled if WDI is left unconnected or is connected to a tristate buffer output.

1.1.5 Active high reset output (RST)


Active high, push-pull reset output; inverse of RST.

Pin **Function** Name STM6321 STM6322 STM6822 STM6821 STM6823 STM6824 STM6825 1 1 1 RST Active low reset output 3 3 $\overline{\mathsf{MR}}$ 4 Push-button reset input 4 4 4 WDI Watchdog Input 1 3 **RST** 3 Active high reset output 5 5 5 5 V_{CC} Supply voltage 2 2 2 2 V_{SS} Ground

Table 3. Pin function


Description STM632x, STM682x

Figure 7. Block diagram (STM6821/6822/6823)




- 1. Push-pull for STM6823, open drain for STM6822.
- 2. Active high (push-pull) for STM6821.

Figure 8. Block diagram (STM6321/6824)



- 1. Active low (open drain) for STM6321, active low (push-pull) for STM6824.
- 2. Push-pull only.

Figure 9. Block diagram (STM6322/6825)



- 1. Active low (open drain) for STM6322, active low (push-pull) for STM6825.
- 2. Push-pull only.

STM632x, STM682x Description




Figure 10. Hardware hookup

- 1. For STM6321/6821/6822/6823/6824.
- 2. For STM6322/6821/6822/6823/6825.
- 3. For STM6821/ (RST output only).
- 4. For STM6321/6322/6824/6825 (both RST and $\overline{\text{RST}}$ outputs).

Operation STM632x, STM682x

Operation 2

2.1 Reset output

The STM6xxx supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog timeout occurs, or when the push-button reset input (MR) is taken low. Reset is guaranteed valid for $V_{CC} < V_{RST}$ down to $V_{CC} = 1$ V for $T_A = 0$ to 85 °C.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps reset low for the reset timeout period, t_{rec}. After this interval reset is de-asserted.

Each time RST is asserted, it stays low for at least the reset timeout period (trec). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

Open drain RST output 2.2

The STM6321/6322/6822 have an active low, open drain reset output. This output structure will sink current when RST is asserted. Connect a pull-up resistor from RST to any supply voltage up to 6 V (see Figure 11). Select a resistor value large enough to register a logic low, and small enough to register a logic high while supplying all input current and leakage paths connected to the reset output line. A 10 $k\Omega$ pull-up resistor is sufficient in most applications.




Figure 11. STM6321/6322/6822 open drain RST output with multiple supplies

- STM6322/6822.
- 2. STM6321/6822.
- 3. STM6321/6322.

STM632x, STM682x Operation

2.3 Push-button reset input (STM6322/6821/6822/6823/6825)

A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for t_{rec} (see Figure 25 on page 19) after it returns high. The $\overline{\text{MR}}$ input has an internal 52 k Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to GND to create a manual reset function; external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or the device is used in a noisy environment, connect a 0.1 μF capacitor from $\overline{\text{MR}}$ to GND to provide additional noise immunity. $\overline{\text{MR}}$ may float, or be tied to V_{CC} when not used.

2.4 Watchdog input (STM6321/6821/6822/6823/6824)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the Watchdog Input (WDI) within t_{WD} (1.6 sec), the reset is asserted. The internal watchdog timer is cleared by either:

- 1. a reset pulse, or
- 2. by toggling WDI (high to low or low to high), which can detect pulses as short as 50 ns.

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting.

Note:

The watchdog function may be disabled by floating WDI or tristating the driver connected to WDI. When tristated or disconnected, the maximum allowable leakage current is 10 μ A and the maximum allowable load capacitance is 200 pF.

2.5 Applications information

2.5.1 Watchdog input current

The WDI input is internally driven through a buffer and series resistor from the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog timeout period. When high, WDI can draw as much as 160 μ A. Pulsing WDI high at a low duty cycle will reduce the effect of the large input current. When WDI is left unconnected, the watchdog timer is serviced within the watchdog timeout period by a low-high-low pulse from the counter chain.

2.5.2 Ensuring a valid reset output down to $V_{CC} = 0 \text{ V}$

The STM6xxx supervisors are guaranteed to operate properly down to V_{CC} = 1 V. In applications that require valid reset levels down to V_{CC} = 0, a pull-down resistor to active low outputs (push/pull only, see *Figure 12 on page 12*) and a pull-up resistor to active high outputs (push/pull only, see *Figure 13 on page 12*) will ensure that the reset line is valid while the reset output can no longer sink or source current. This scheme does not work with the open drain outputs of the STM6321/6322/6822.


The resistor value used is not critical, but it must be large enough not to load the reset output when V_{CC} is above the reset threshold. For most applications, 100 k Ω is adequate.

Operation STM632x, STM682x

STM6XXX V_{CC} **GND** RST R1 AI09138

Figure 12. Ensuring RST valid to $V_{CC} = 0$, (active low push-pull outputs)

Figure 13. Ensuring RST valid to $V_{CC} = 0$, (active high, push-pull outputs)



1. This configuration does not work on open drain outputs of the STM6321/6322/6822.

2.6 Interfacing to microprocessors with bidirectional reset pins

Microprocessors with bidirectional reset pins can contend with the STM6321/6322/6821/ 6822/6823/6824/6825 reset output. For example, if the reset output is driven high and the microprocessor wants to pull it low, signal contention will result. To prevent this from occurring, connect a 4.7 k Ω resistor between the reset output and the microprocessor's reset I/O as in Figure 14.




Figure 14. Interfacing to microprocessors with bidirectional reset I/O

Typical operating characteristics 3

Figure 15. V_{CC}-to-reset output delay vs. temperature





Figure 16. Supply current vs. temperature







Figure 17. MR-to-reset output delay vs. temperature










Figure 19. Normalized reset threshold voltage vs. temperature









Figure 21. Voltage output low vs. I_{SINK}






Figure 23. Maximum transient duration vs. reset threshold overdrive



Maximum ratings STM632x, STM682x

4 Maximum ratings

Stressing the device above the rating listed in *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Table 5: Operating and AC measurement conditions* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronicsTM SURE program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltage	-0.3 to V_{CC} + 0.3	V
V _{CC}	Supply voltage	-0.3 to 7.0	V
I _O	Output current	20	mA
P _D	Power dissipation	320	mW

^{1.} Reflow at peak temperature of 260 °C (total thermal budget not to exceed 245 °C for greater than 30 seconds).

5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in *Table 6: DC and AC characteristics*, are derived from tests performed under the measurement conditions summarized in *Table 5: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and AC measurement conditions

Parameter	STM6xxx	Unit
V _{CC} supply voltage	1.0 to 5.5	V
Ambient operating temperature (T _A)	-40 to 85	°C
Input rise and fall times	≤ 5	ns
Input pulse voltages	0.2 to 0.8 V _{CC}	V
Input and output timing ref. voltages	0.3 to 0.7 V _{CC}	V

Figure 24. AC testing input/output waveforms





Figure 25. MR timing waveform



1. RST for STM6322/6821/6825.

Figure 26. Watchdog timing




Table 6. DC and AC characteristics

Sym- bol	Alter- native	Description	Test condition ⁽¹⁾	Min.	Тур.	Max.	Unit
V_{CC}		Operating voltage		1.2 ⁽²⁾		5.5	V
		V _{CC} supply current	T/S/R/Z/Y (V _{CC} < 3.6 V)		4	12	μΑ
		(MR and WDI unconnected)	L/M (V _{CC} < 5.5 V)		6	17	μΑ
I _{CC}		V _{CC} supply current	T/S/R/Z/Y (V _{CC} < 3.6 V)		3	8	μΑ
		(MR unconnected; STM6322/6825)	$L/M (V_{CC} < 5.5 V)$		3	12	μΑ
		Input leakage current	0 V = V _{IN} = V _{CC}	-1		+1	μA
I_{LI}		Input leakage current	WDI = V _{CC} , time average		120	160	μA
		(WDI) ⁽³⁾	WDI = GND, time average	-20	-15		μA
I _{LO}		Open drain reset output leakage current	V _{CC} > V _{RST} , Reset not asserted	-1		+1	μA
		Input high voltage (MR)	V _{RST} > 4.0 V	2.0			V
V _{IH}			V _{RST} < 4.0 V	0.7 V _{CC}			V
V _{IH}		Input high voltage (WDI) ⁽⁴⁾	V _{RST} (max.) < V _{CC} < 5.5 V	0.7 V _{CC}			V
V _{IL}		Input low voltage (MR)	V _{RST} > 4.0 V			0.8	V
۷IL		input low voltage (MIX)	V _{RST} < 4.0 V			0.3 V _{CC}	V
V_{IL}		Input low voltage (WDI) ⁽⁴⁾	V_{RST} (max.) < V_{CC} < 5.5 V			0.3 V _{CC}	V
			$V_{CC} \ge 1.0 \text{ V}, I_{SINK}$ = 50 $\mu\text{A},$ Reset asserted			0.3	V
		Output low voltage (RST; push-pull or open drain)	V _{CC} ≥ 1.2 V, I _{SINK} = 100 μA, Reset asserted			0.3	V
.,			$V_{CC} \ge 2.7 \text{ V, I}_{SINK} = 1.2 \text{ mA},$ Reset asserted			0.3	٧
V _{OL}			$V_{CC} \ge 4.5 \text{ V}, I_{SINK} = 3.2 \text{ mA},$ Reset asserted			0.4	V
		Output low voltage (RST;	$V_{CC} \ge 2.7 \text{ V, I}_{SINK} = 1.2 \text{ mA},$ Reset not asserted			0.3	V
		push-pull only)	V _{CC} ≥ 4.5 V, I _{SINK} = 3.2 mA, Reset not asserted			0.4	٧



Table 6. DC and AC characteristics (continued)

Sym- bol	Alter- native	Description	Test condi	· · · · · · · · · · · · · · · · · · ·	Min.	Тур.	Max.	Unit
		Output high voltage (RST)	V _{CC} ≥ 2.7 V, I _{SOUF} Reset not a	0.8 V _{CC}			٧	
		Output high voltage (NOT)	V _{CC} ≥ 4.5 V, I _{SOUI} , Reset not a		0.8 V _{CC}			V
V _{OH}			V _{CC} ≥ 1.0 V, I _{SOU} Reset asserted (0		0.8 V _{CC}			V
VOH		Output high voltage (RST)	V _{CC} ≥ 1.5 V, I _{SOUF} Reset ass		0.8 V _{CC}			V
		Output high voltage (NOT)	V _{CC} ≥ 2.55 V, I _{SOUI} Reset ass		0.8 V _{CC}			V
			V _{CC} ≥ 4.25 V, I _{SOUI} Reset ass		0.8 V _{CC}			V
Reset th	nreshol	ds						
		Reset threshold	STM6xxxL	25 °C	4.561	4.630	4.699	V
				–40 to 85 °C	4.514		4.746	V
			STM6xxxM	25 °C	4.314	4.390	4.446	V
				–40 to 85 °C	4.270		4.490	V
			STM6xxxT	25 °C	3.040	3.080	3.110	V
				–40 to 85 °C	3.000		3.150	V
V _{RST} ⁽⁵⁾			STM6xxxS	25 °C	2.890	2.930	2.960	V
VRST` ′				–40 to 85 °C	2.857		3.000	V
			STM6xxxR	25 °C	2.590	2.630	2.660	V
				–40 to 85 °C	2.564		2.696	V
			STM6xxxZ	25 °C	2.266	2.300	2.335	V
				–40 to 85 °C	2.243		2.358	V
			STM6xxxY	25 °C	1.970	2.000	2.030	V
			CTWOXXT	–40 to 85 °C	1.950		2.050	V
		Reset threshold hysteresis	L/M vers	ions		10		mV
	17656t tillestiold flysteresis		T/S/R/Z/Y v	ersions		5		mV
		V_{CC} to \overline{RST} delay $(V_{RST} - V_{CC} = 100 \text{ mV}, V_{CC}$ falling at 1 mV/ μ s)				20		μs
			А		1	1.4	2	ms
t _{rec} (6)		Reset pulse width	Blank		140	200	280	ms
			J		240	360	480	ms

Table 6. DC and AC characteristics (continued)

Sym- bol	Alter- native	Description Test condition ⁽¹⁾ Min.		Тур.	Max.	Unit	
		Reset threshold temperature coefficient			40		ppm/ C
Push-b	utton re	set input					
t _{MLMH}	t _{MR}	MR pulse width		1			μs
t _{MLRL}	t _{MRD}	MR to RST output delay			500		ns
		MR glitch immunity			100		ns
		MR pull-up resistor		35	52	75	kΩ
Watchdog timer							
t _{WD} (6)		Watchdog timeout period		1.12	1.60	2.24	s
		WDI pulse width ⁽⁷⁾	V _{CC} ≥ 3.0 V	50			ns

^{1.} Valid for ambient operating temperature: T_A = -40 to 85 °C; V_{CC} = 4.5 to 5.5 V for "L/M" versions; V_{CC} = 2.7 to 3.6 V for "T/S/R" versions; and V_{CC} = 1.2 to 2.75 V for "Z/Y" version (except where noted).

- 4. WDI is internally serviced within the watchdog period if WDI is left unconnected.
- 5. The leakage current measured on the RST pin is tested with the reset asserted (output high impedance).
- Other t_{rec} offered for t_{WD} (102 ms, 6.3 ms, and 25.6 s options). Minimum order quantities may apply. Contact local sales office for availability.
- 7. For V_{CC} < 3.0 V, t_{WD} (min.) = 100 ns.



^{2.} V_{CC} (min.) = 1.0 V for T_A = 0 to +85 °C.

^{3.} WDI input is designed to be driven by a three-state output device. To float WDI, the "high-impedance mode" of the output device must have a maximum leakage current of 10 μA and a maximum output capacitance of 200 pF. The output device must also be able to source and sink at least 200 μA when active.

Package information STM632x, STM682x

6 Package information

24/31

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



STM632x, STM682x Package information

6.1 SOT23-5 package information

B A1 A2 A A CP

Figure 27. SOT23-5 package outline

1. Drawing is not to scale.

Table 7. SOT23-5 mechanical data

	Dimensions						
Symbol	mm			inches			
	Тур.	Min.	Max.	Тур.	Min.	Max.	
А	1.20	0.90	1.45	0.047	0.035	0.057	
A1			0.15			0.006	
A2	1.05	0.90	1.30	0.041	0.035	0.051	
В	0.40	0.35	0.50	0.016	0.014	0.020	
С	0.15	0.09	0.20	0.006	0.004	0.008	
D	2.90	2.80	3.00	0.114	0.110	0.118	
D1	1.90			0.075			
Е	2.80	2.60	3.00	0.110	0.102	0.118	
е	0.95			0.037			
F	1.60	1.50	1.75	0.063	0.059	0.069	
K		0°	10°		0°	10°	
L	0.35	0.10	0.60	0.014	0.004	0.024	