

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM705, STM706 STM707, STM708, STM813L

5 V supervisor

Datasheet - production data



1. Contact local ST sales office for availability.

200 ms (typ) t_{rec}

- Watchdog timer 1.6 s (typ)
- Manual reset input (MR)
- Power-fail comparator (PFI/PFO)
- Low supply current 40 µA (typ)
- Guaranteed RST (RST) assertion down to $V_{CC} = 1.0 V$
- Operating temperature: -40 °C to 85 °C (industrial grade) or -40 °C to 125 °C (automotive grade for the STM706 only)
- RoHS compliance
 - Lead-free components are compliant with the RoHS directive

Features

- 5 V operating voltage
- Precision V_{CC} monitor
 - STM705/707/813L
 - 4.50 V \leq V_{RST} \leq 4.75 V
 - STM706/708
 - $4.25 \leq V_{RST} \leq 4.50 \text{ V}$
- RST and RST outputs

Table 1. Device summary

	Watchdog input	Watchdog output ⁽¹⁾	Active-low RST ⁽¹⁾	Active-high RST ⁽¹⁾	Manual reset input	Power-fail comparator
STM705	1	✓	✓		✓	✓
STM706 ⁽²⁾	1	✓	1		1	✓
STM707			1	1	1	✓
STM708			1	1	1	✓
STM813L	1	✓		1	1	✓

- 1. Push-pull output
- 2. Automotive grade (-40 °C to 125 °C) option for the STM706 only.

Contents

1	cription	5					
2	Pin d	descriptions	8				
	2.1	MR	8				
	2.2	WDI	8				
	2.3	WDO	8				
	2.4	RST	8				
	2.5	RST	8				
	2.6	PFI	8				
	2.7	PFO	9				
3	Opei	ration 1	1				
	3.1	Reset output	11				
	3.2	Push-button reset input1	11				
	3.3	Watchdog input (STM705/706/813L)	11				
	3.4	Watchdog output (STM705/706/813L)	12				
	3.5	Power-fail input/output	2				
	3.6	Ensuring a valid reset output down to VCC = 0 V	2				
	3.7	Interfacing to microprocessors with bidirectional reset pins	3				
4	Туріс	cal operating characteristics1	4				
5	Maxi	mum ratings	2:				
6	DC a	and AC parameters	:3				
7	Pack	Package mechanical data					
8	Part	numbering 3	10				
9	Revi	sion historv	32				

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	6
Table 3.	Pin description	9
Table 4.	Absolute maximum ratings	22
Table 5.	Operating and AC measurement conditions	23
Table 6.	DC and AC characteristics	25
Table 7.	SO8 - 8-lead plastic small outline, 150 mils body width, pack. mech. data	28
Table 8.	TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size, mechanical data	29
Table 9.	Ordering information scheme	30
Table 10.	Marking description	31
Table 11.	Document revision history	32



List of figures

Figure 1.	Logic diagram (STM705/706/813L)	5
Figure 2.	Logic diagram (STM707/708)	5
Figure 3.	STM705/706/813L SO8 connections	6
Figure 4.	STM705/706/813L TSSOP8 connections	6
Figure 5.	STM707/708 SO8 connections	7
Figure 6.	STM707/708 TSSOP8 connections	
Figure 7.	Block diagram (STM705/706/813L)	9
Figure 8.	Block diagram (STM707/708)	10
Figure 9.	Hardware hookup	
Figure 10.	Reset output valid to ground circuit	12
Figure 11.	Interfacing to microprocessors with bidirectional reset I/O	13
Figure 12.	Supply current vs. temperature (no load)	14
Figure 13.	VPFI threshold vs. temperature	
Figure 14.	Reset comparator propagation delay vs. temperature	15
Figure 15.	Power-up trec vs. temperature	
Figure 16.	Normalized reset threshold vs. temperature	16
Figure 17.	Watchdog time-out period vs. temperature	
Figure 18.	PFI to PFO propagation delay vs. temperature	17
Figure 19.	Output voltage vs. load current (VCC = 5 V; TA = 25 °C)	17
Figure 20.	RST output voltage vs. supply voltage	18
Figure 21.	RST output voltage vs. supply voltage	18
Figure 22.	RST response time (assertion)	19
Figure 23.	RST response time (assertion)	20
Figure 24.	Power-fail comparator response time (assertion)	
Figure 25.	Power-fail comparator response time (de-assertion)	21
Figure 26.	Maximum transient duration vs. reset threshold overdrive	21
Figure 27.	AC testing input/output waveforms	23
Figure 28.	Power-fail comparator waveform	23
Figure 29.	MR timing waveform	24
Figure 30.	Watchdog timing (STM705/706/813L)	
Figure 31.	SO8 – 8-lead plastic small outline, 150 mils body width, outline	28
Figure 32	TSSOP8 - 8-lead, thin shrink small outline 3 v 3 mm hody size, outline	



1 Description

The STM705/706/707/708/813L supervisors are self-contained devices which provide microprocessor supervisory functions. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (\overline{RST}) is forced low (or high in the case of RST).

These devices also offer a watchdog timer (except for STM707/708) as well as a power-fail comparator to provide the system with an early warning of impending power failure.

These devices are available in a standard 8-pin SOIC package or a space-saving 8-pin TSSOP package.




Figure 1. Logic diagram (STM705/706/813L)

- 1. For STM705/706 only.
- 2. For STM813L only.





Figure 2. Logic diagram (STM707/708)

Table 2. Signal names

MR	Push-button reset input
WDI	Watchdog input
WDO	Watchdog output
RST	Active-low reset output
RST ⁽¹⁾	Active-high reset output
V _{CC}	Supply voltage
PFI	Power-fail input
PFO	Power-fail output
V_{SS}	Ground
NC	No connect


^{1.} For STM813L only.

Figure 3. STM705/706/813L SO8 connections



1. For STM813L, reset output is active-high.

Figure 4. STM705/706/813L TSSOP8 connections



1. For STM813L, reset output is active-high.

57/

Figure 5. STM707/708 SO8 connections





Figure 6. STM707/708 TSSOP8 connections





2 Pin descriptions

2.1 MR

A logic low on \overline{MR} asserts the reset output. Reset remains asserted as long as \overline{MR} is low and for t_{rec} after \overline{MR} returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

2.2 WDI

If WDI remains high or low for 1.6 s, the internal watchdog timer runs out and reset (or $\overline{\text{WDO}}$) is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function can be disabled by allowing the WDI pin to float.

2.3 WDO

It goes low when a transition does not occur on WDI within 1.6 s, and remains low until a transition occurs on WDI (indicating the watchdog interrupt has been serviced). $\overline{\text{WDO}}$ also goes low when V_{CC} falls below the reset threshold; however, unlike the reset output, $\overline{\text{WDO}}$ goes high as soon as V_{CC} exceeds the reset threshold. Output type is push-pull.

Note: For those devices with a \overline{WDO} output, a watchdog timeout will not trigger reset unless \overline{WDO} is connected to \overline{MR} .

2.4 RST

Pulses low when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a <u>log</u>ic low. It remains low for t_{rec} after either V_{CC} rises above the reset threshold, or \overline{MR} goes from low to high.

2.5 RST

Goes high with triggered, and stays high whenever V_{CC} is above the reset threshold or when \overline{MR} is a logic high. It stays high for t_{rec} after either V_{CC} falls below the reset threshold, or \overline{MR} goes from high to low.

2.6 PFI

When PFI is less than V_{PFI} , \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Connect to ground if unused.


2.7 **PFO**

When PFI is less than V_{PFI} , \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Leave open if unused. Output type is push-pull.

	Pin					
STM813L	STM707 STM708	STM705 STM706	Name	Function		
1	1	1	MR	Push-button reset input		
6	_	6	WDI	Watchdog input		
8	_	8	WDO	Watchdog output (push-pull)		
_	7	7	RST	Active-low reset output		
7	8	_	RST	Active-high reset output		
2	2	2	V _{CC}	Supply voltage		
4	4	4	PFI	Power-fail input		
5	5	5	PFO	Power-fail output (push-pull)		
3	3	3	V _{SS}	Ground		
_	6	_	NC	No connect		

Table 3. Pin description






1. For STM813L only.

VCC
VRST
COMPARE
VCC
MR
VCC
Generator
PFI
VPFI
COMPARE
AI08830

Figure 8. Block diagram (STM707/708)

Figure 9. Hardware hookup



1. For STM705/706/813L.

3 Operation

3.1 Reset output

The STM705/706/707/708/813L supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs (if \overline{WDO} is tied to \overline{MR}), or when the push-button reset input (\overline{MR}) is taken low. \overline{RST} is guaranteed to be a logic low (logic high for STM707/708/813L) for $V_{CC} < V_{RST}$ down to $V_{CC} = 1$ V for $T_A = 0$ °C to 85 °C.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

3.2 Push-button reset input

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see Figure 29) after it returns high. The \overline{MR} input has an internal 40 Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/ collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1 μ F capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

3.3 Watchdog input (STM705/706/813L)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the Watchdog Input (WDI) within t_{WD} (1.6 s), the reset is asserted. The internal 1.6s timer is cleared by either:

- 1. a reset pulse, or
- by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50 ns.
 If WDI is tied high or low, a reset pulse is triggered every 1.8 s (t_{WD} + t_{rec}), if WDO is connected to MR.

See Figure 30 for STM705/706/813L.

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting.

Note:

The watchdog function may be disabled by floating WDI or tri-stating the driver connected to WDI. When tri-stated or disconnected, the maximum allowable leakage current is 10 μ A and the maximum allowable load capacitance is 200 pF.



3.4 Watchdog output (STM705/706/813L)

When V_{CC} drops below the reset threshold, \overline{WDO} will go low even if the watchdog timer has not yet timed out. However, unlike the reset output, \overline{WDO} goes high as soon as V_{CC} exceeds the reset threshold. \overline{WDO} may be used to generate a reset pulse by connecting it to the \overline{MR} input.

3.5 Power-fail input/output

The power-fail input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the power-fail output (PFO) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see *Figure 9*) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM705/706/707/708/ 813L or the microprocessor drops below the minimum operating voltage.

If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM703/704/818 so that a low voltage on PFI will generate a reset output.

3.6 Ensuring a valid reset output down to $V_{CC} = 0 \text{ V}$

When V_{CC} falls below 1 V, the state of the \overline{RST} output can no longer be guaranteed, and becomes essentially an open circuit. If a high value pulldown resistor is added to the \overline{RST} pin, the output will be held low during this condition. A resistor value of approximately 100 k Ω will be large enough to not load the output under operating conditions, but still sufficient to pull \overline{RST} to ground during this low voltage condition (see *Figure 10*).

STMXXX
RST
RST
Al08835

Figure 10. Reset output valid to ground circuit

3.7 Interfacing to microprocessors with bidirectional reset pins

Microprocessors with bidirectional reset pins can contend with the STM705-708 reset output. For example, if the reset output is driven high and the micro wants to pull it low, signal contention will result. To prevent this from occurring, connect a 4.7 k Ω resistor between the reset output and the micro's reset I/O as in *Figure 11*.






Figure 11. Interfacing to microprocessors with bidirectional reset I/O

Typical operating characteristics 4

Typical values are at T_A = 25 °C.










Figure 14. Reset comparator propagation delay vs. temperature










Figure 16. Normalized reset threshold vs. temperature








Figure 18. PFI to PFO propagation delay vs. temperature






Figure 20. KS1 Output Voltage Vs. supply Voltage

VRST
VCC

4

SLSB
2


1


0

500 ms / div

Al09149b

Figure 20. RST output voltage vs. supply voltage








Figure 22. RST response time (assertion)

1. $V_{RST} = 4.603 \text{ V at } 25 \,^{\circ}\text{C}$.







Figure 23. RST response time (assertion)

1. V_{RST} = 4.603 V at 25 °C.



57





Figure 25. Power-fail comparator response time (de-assertion)





5 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} Off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltage	-0.3 to V _{CC} +0.3	V
V _{CC}	Supply voltage	-0.3 to 7.0	V
I _O	Output current	20	mA
P _D	Power dissipation	320	mW

^{1.} Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.

577

Input pulse voltages

Input and output timing ref. voltages

٧

٧


6 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived from tests performed under the measurement conditions summarized in *Table 5*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

0.2 to 0.8 V_{CC}

0.3 to 0.7 V_{CC}

Table 5. Operating and AC measurement conditions






Figure 28. Power-fail comparator waveform






Figure 29. MR timing waveform



1. RST for STM805.

Figure 30. Watchdog timing (STM705/706/813L)



577

Table 6. DC and AC characteristics

Sym	Description	Test condition ⁽¹⁾	Min	Тур	Max	Unit
V _{CC}	Operating voltage		1.2 ⁽²⁾		5.5	V
I _{CC}	V _{CC} supply current			25	60	μA
	Input leakage current (MR)	4.5 V < V _{CC} < 5.5 V	75	125	300	μΑ
١,	Input leakage current (PFI)	0 V < V _{IN} < V _{CC}	-25	2	+25	nA
l _{L1}	Input leakage current (WDI)	WDI = V _{CC} , time average		120	160	μA
		WDI = GND, time average	-20	-15		μA
V _{IH}	Input high voltage (MR)	4.5 V < V _{CC} < 5.5 V	2.0			V
V _{IH}	Input high voltage (WDI)	V _{RST} (max) < V _{CC} < 5.5 V	0.7 V _{CC}			V
V _{IL}	Input low voltage (MR)	4.5 V < V _{CC} < 5.5 V			0.8	V
V _{IL}	Input low voltage (WDI)	V _{RST} (max) < V _{CC} < 5.5 V			0.3 V _{CC}	V
V _{OL}	Output low voltage (PFO, RST, RST, WDO)	$V_{CC} = V_{RST}$ (max), $I_{SINK} = 3.2$ mA			0.3	٧
V _{OL}	Output low voltage (RST)	I_{SINK} = 50 μ A, V_{CC} = 1.0 V, T_{A} = 0 °C to 85 °C			0.3	٧
OL		I _{SINK} = 100 μA, V _{CC} = 1.2 V			0.3	V
V	Output high voltage (RST, RST, WDO)	I _{SOURCE} = 1 mA, V _{CC} = V _{RST} (max)	2.4			٧
V _{OH}	Output high voltage (PFO)	I_{SOURCE} = 75 μ A, V_{CC} = V_{RST} (max)	0.8 V _{CC}			٧
V _{OH}	Output high voltage (RST)	I _{SOURCE} = 4 μA, V _{CC} = 1.1 V, T _A = 0 °C to 85 °C			0.8	٧
		I_{SOURCE} = 4 μ A, V_{CC} = 1.2 V			0.9	V
Power-f	Power-fail comparator					
V _{PFI}	PFI input threshold	PFI falling (V _{CC} = 5 V)	1.20	1.25	1.30	V
t _{PFD}	PFI to PFO propagation delay			2		μs

