

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM690, STM704, STM795 STM802, STM804, STM805, STM806

3 V supervisor with battery switchover

Features

- RST or RST outputs
- NVRAM supervisor for external LPSRAM
- Chip enable gating (STM795 only) for external LPSRAM (7 ns max prop delay)
- Manual (push-button) reset input
- 200 ms (typ) t_{rec}
- Watchdog timer 1.6 s (typ)
- Automatic battery switchover
- Low battery supply current 0.4 µA (typ)
- Power-fail comparator (PFI/PFO)
- Low supply current 40 µA (typ)
- Guaranteed RST (RST) assertion down to V_{CC} = 1.0 V
- Operating temperature: -40 °C to 85 °C (industrial grade)
- RoHS compliance
 - Lead-free components are compliant with the RoHS directive



1. Contact local ST sales office for availability.

Table 1. Device summary

	Watchdog Input	Active- low RST ⁽¹⁾	Active-high RST ⁽¹⁾	Manual reset input	Battery switchover	Power-fail comparator	Chip enable gating
STM690T/S/R	✓	✓			✓	✓	
STM704T/S/R		✓		✓	✓	✓	
STM795T/S/R		√ ⁽²⁾			✓		✓
STM802T/S/R	✓	✓			✓	✓	
STM804T/S/R	✓		√ ⁽²⁾		✓	✓	
STM805T/S/R	✓		√ ⁽²⁾		✓	✓	
STM806T/S/R		✓		√	✓	✓	

- 1. All RST outputs push-pull (unless otherwise noted).
- 2. Open drain output.

Contents

1	Desc	Description					
	1.1	Pin des	Pin descriptions				
		1.1.1	MR (manual reset)	9			
		1.1.2	WDI (watchdog input)	9			
		1.1.3	RST (active-low reset)	9			
		1.1.4	RST (active-high reset - open drain)	9			
		1.1.5	PFI (power-fail input)	9			
		1.1.6	PFO (power-fail output)	9			
		1.1.7	V _{OUT} (supply output voltage)	9			
		1.1.8	Vccsw (V _{CC} switch output)				
		1.1.9	E (chip enable input)				
		1.1.10	E _{CON} (conditional chip enable)				
		1.1.11	V _{BAT} (backup battery input)	10			
2	Oper	ation .		14			
	2.1	Reset of	output	14			
	2.2	Push-b	outton reset input (STM704/806)	14			
	2.3	Watcho	dog input (NOT available on STM704/795/806)	14			
	2.4	Backup	battery switchover	15			
	2.5	Chip er	nable gating (STM795 only)	16			
	2.6	Chip er	nable input (STM795 only)	16			
	2.7	Chip er	nable output (STM795 only)	16			
	2.8	Power-	fail input/output (NOT available on STM795)	17			
	2.9	Applica	ations information	17			
	2.10	Using a	a SuperCap™ as a backup power source	19			
	2.11	Negativ	ve-going V _{CC} transients	19			
3	Туріс	cal operating characteristics					
4	Maxi	mum ratings					
5	DC a	nd AC parameters					

STM690, STM704, STM795, STM802, STM804, STM805, STM806				
6	Package mechanical data	36		
7	Part numbering	39		
8	Revision history	41		

\7/

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	7
Table 3.	Pin description	10
Table 4.	I/O status in battery backup	15
Table 5.	Absolute maximum ratings	
Table 6.	Operating and AC measurement conditions	
Table 7.	DC and AC characteristics	
Table 8.	SO8 - 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	37
Table 9.	TSSOP8 - 8-lead, thin shrink small outline, 3 x 3 mm body size, mechanical data	
Table 10.	Ordering information scheme	
Table 11.	Marking description	
Table 12	Document revision history	41

List of figures

Figure 1.	Logic diagram (STM690/802/804/805)	6
Figure 2.	Logic diagram (STM704/806)	
Figure 3.	Logic diagram (STM795)	
Figure 4.	STM690/802/804/805 connections	8
Figure 5.	STM704/806 connections	
Figure 6.	STM795 connections	
Figure 7.	Block diagram (STM690/802/804/805)	. 11
Figure 8.	Block diagram (STM704/806)	. 11
Figure 9.	Block diagram (STM795)	. 12
Figure 10.	Hardware hookup	. 13
Figure 11.	Chip enable gating	. 16
Figure 12.	Chip enable waveform (STM795)	
Figure 13.	Power-fail comparator waveform (STM690/704/802/804/805/806)	
Figure 14.	Using a SuperCap™	
Figure 15.	V _{CC} to V _{OUT} on-resistance vs. temperature	. 20
Figure 16.	V _{BAT} to V _{OUT} on-resistance vs. temperature	
Figure 17.	Supply current vs. temperature (no load)	
Figure 18.	Battery current vs. temperature	
Figure 19.	V _{PFI} threshold vs. temperature	
Figure 20.	Reset comparator propagation delay vs. temperature	. 22
Figure 21.	Power-up t _{rec} vs. temperature	
Figure 22.	Normalized reset threshold vs. temperature	
Figure 23.	Watchdog time-out period vs. temperature	
Figure 24.	\overline{E} to $\overline{E}_{\underline{CON}}$ on-resistance vs. temperature	
Figure 25.	PFI to PFO propagation delay vs. temperature	
Figure 26.	Output voltage vs. load current ($V_{CC} = 5 \text{ V}$; $V_{BAT} = 2.8 \text{ V}$; $T_A = 25 \text{ °C}$)	. 25
Figure 27.	Output voltage vs. load current (V _{CC} = 0 V; V _{BAT} = 2.8 V; T _A = 25 °C)	. 26
Figure 28.	RST output voltage vs. supply voltage	
Figure 29.	RST output voltage vs. supply voltage	
Figure 30.	Power-fail comparator response time (assertion)	
Figure 31.	Power-fail comparator response time (de-assertion)	
Figure 32.	Maximum transient duration vs. reset threshold overdrive	
Figure 33.	\underline{E} to \underline{E}_CON propagation delay vs. temperature	
Figure 34.	\overline{E} to \overline{E}_CON propagation delay test circuit	
Figure 35.	AC testing input/output waveforms	
Figure 36.	MR timing waveform	
Figure 37.	Watchdog timing	. 32
Figure 38.	SO8 – 8-lead plastic small outline, 150 mils body width,	
	package mechanical drawing	. 37
Figure 39.	TSSOP8 – 8-lead, thin shrink small outline, 3 x 3 mm body size, outline	. 38


57

1 Description

The STM690/704/795/802/804/805/806 supervisors are self-contained devices which provide microprocessor supervisory functions with the ability to non-volatize and write-protect external LPSRAM. A precision voltage reference and comparator monitors the V_{CC} input for an out-of-tolerance condition. When an invalid V_{CC} condition occurs, the reset output (\overline{RST}) is forced low (or high in the case of RST). These devices also offer a watchdog timer (except for STM704/795/806) as well as a power-fail comparator (except for STM795) to provide the system with an early warning of impending power failure.

These devices are available in a standard 8-pin SOIC package or a space-saving 8-pin TSSOP package.

Figure 1. Logic diagram (STM690/802/804/805)



1. For STM804/805, reset output is active-high and open drain.

Figure 2. Logic diagram (STM704/806)




Figure 3. Logic diagram (STM795)





Table 2. Signal names

MR	Push-button reset input			
WDI	Watchdog input			
RST	Active-low reset output			
RST ⁽¹⁾	Active-high reset output			
<u>E</u> (2)	Chip enable input			
E _{CON} ⁽²⁾	Conditioned chip enable output			
Vccsw ⁽²⁾	V _{CC} switch output			
V _{OUT}	Supply voltage output			
V _{CC}	Supply voltage			
V _{BAT}	Backup supply voltage			
PFI	Power-fail input			
PFO	PFO Power-fail output			
V _{SS}	Ground			

- 1. Open drain for STM804/805 only.
- 2. STM795.

Figure 4. STM690/802/804/805 connections



1. For STM804/805, reset output is active-high and open drain.

Figure 5. STM704/806 connections





Figure 6. STM795 connections



8/42 Doc ID 10519 Rev 9

1.1 Pin descriptions

1.1.1 \overline{MR} (manual reset)

A logic low on $\overline{\text{MR}}$ asserts the reset output. Reset remains asserted as long as $\overline{\text{MR}}$ is low and for t_{rec} after $\overline{\text{MR}}$ returns high. This active-low input has an internal pull-up. It can be driven from a TTL or CMOS logic line, or shorted to ground with a switch. Leave open if unused.

1.1.2 WDI (watchdog input)

If WDI remains high or low for 1.6 s, the internal watchdog timer runs out and reset is triggered. The internal watchdog timer clears while reset is asserted or when WDI sees a rising or falling edge.

The watchdog function cannot be disabled by allowing the WDI pin to float.

1.1.3 RST (active-low reset)

Pulses low for t_{rec} when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is a logic low. It remains low for $\underline{t_{rec}}$ after either V_{CC} rises above the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from low to high.

1.1.4 RST (active-high reset - open drain)

Pulses high for t_{rec} when triggered, and stays high whenever V_{CC} is above the reset threshold or when \overline{MR} is a logic high. It remains high for t_{rec} after either V_{CC} falls below the reset threshold, the watchdog triggers a reset, or \overline{MR} goes from high to low.

1.1.5 PFI (power-fail input)

When PFI is less than V_{PFI} or when V_{CC} falls below V_{SW} (2.4 V), \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Connect to ground if unused.

1.1.6 PFO (power-fail output)

When PFI is less than V_{PFI} , or V_{CC} falls below V_{SW} , \overline{PFO} goes low; otherwise, \overline{PFO} remains high. Leave open if unused. Output type is push-pull.

1.1.7 V_{OUT} (supply output voltage)

When V_{CC} is above the switchover voltage (V_{SO}), V_{OUT} is connected to V_{CC} through a P-channel MOSFET switch. When V_{CC} falls below V_{SO} , V_{BAT} connects to V_{OUT} . Connect to V_{CC} if no battery is used.

1.1.8 Vccsw (V_{CC} switch output)

When V_{OUT} switches to battery, \overline{Vccsw} is high. When V_{OUT} switches back to V_{CC} , \overline{Vccsw} is low. It can be used to drive gate of external PMOS transistor for I_{OUT} requirements exceeding 75 mA. Output type is push-pull.

1.1.9 \overline{E} (chip enable input)

The input to the chip enable gating circuit. Connect to ground if unused.

1.1.10 \overline{E}_{CON} (conditional chip enable)

 \overline{E}_{CON} goes low only when \overline{E} is low and reset is not asserted. If \overline{E}_{CON} is low when reset is asserted, \overline{E}_{CON} will remain low for 15 μ s or until \overline{E} goes high, whichever occurs first. In the disabled mode, \overline{E}_{CON} is pulled up to V_{OUT} .


1.1.11 V_{BAT} (backup battery input)

When V_{CC} falls below V_{SO} , V_{OUT} switches from V_{CC} to V_{BAT} . When V_{CC} rises above V_{SO} + hysteresis, V_{OUT} reconnects to V_{CC} . V_{BAT} may exceed V_{CC} . Connect to V_{CC} if no battery is used.

Table 3. Pin description


Pin					
STM795	STM690 STM802	STM704 STM806	STM804 STM805	Name	Function
_	_	6	_	MR	Push-button reset input
_	6	_	6	WDI	Watchdog input
7	7	7	_	RST	Active-low reset output
_	_	_	7	RST	Active-high reset output
_	4	4	4	PFI	Power-fail input
_	5	5	5	PFO	Power-fail output (push-pull)
1	1	1	1	V _{OUT}	Supply output for external LPSRAM
2	2	2	2	V _{CC}	Supply voltage
3	_	_	_	Vccsw	V _{CC} switch output (push-pull)
4	3	3	3	V _{SS}	Ground
5	_	_	_	Ē	Chip enable input
6	_	_	_	E _{CON}	Conditioned chip enable output
8	8	8	8	V _{BAT}	Backup battery input

Figure 7. Block diagram (STM690/802/804/805)



1. For STM804/805, reset output is active-high and open drain.

Figure 8. Block diagram (STM704/806)



12/42

Figure 9. Block diagram (STM795)





Figure 10. Hardware hookup



- 1. For STM690/802/804/805.
- 2. For STM795 only.
- 3. Not available on STM795.
- 4. For STM704/806.

2 Operation

2.1 Reset output

The STM690/704/795/802/804/805/806 supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), a watchdog time-out occurs, or when the push-button reset input ($\overline{\text{MR}}$) is taken low. $\overline{\text{RST}}$ is guaranteed to be a logic low (logic high for STM804/805) for 0 V < V_{CC} < V_{RST} if V_{BAT} is greater than 1 V. Without a backup battery, $\overline{\text{RST}}$ is guaranteed valid down to V_{CC} = 1 V.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

2.2 Push-button reset input (STM704/806)

A logic low on \overline{MR} asserts reset. Reset remains asserted while \overline{MR} is low, and for t_{rec} (see *Figure 36*) after it returns high. The \overline{MR} input has an internal 40 k Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/ collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function; external debounce circuitry is not required. If \overline{MR} is driven from long cables or the device is used in a noisy environment, connect a 0.1µF capacitor from \overline{MR} to GND to provide additional noise immunity. \overline{MR} may float, or be tied to V_{CC} when not used.

2.3 Watchdog input (NOT available on STM704/795/806)

The watchdog timer can be used to detect an out-of-control MCU. If the MCU does not toggle the watchdog input (WDI) within t_{WD} (1.6 s typ), the reset is asserted. The internal watchdog timer is cleared by either:

- 1. a reset pulse, or
- 2. by toggling WDI (high-to-low or low-to-high), which can detect pulses as short as 50 ns. If WDI is tied high or low, a reset pulse is triggered every 1.8 s ($t_{WD} + t_{rec}$).

The timer remains cleared and does not count for as long as reset is asserted. As soon as reset is released, the timer starts counting (see *Figure 37*).

Note: Input frequency greater than 20 ns (50 MHz) will be filtered.

2.4 Backup battery switchover

In the event of a power failure, it may be necessary to preserve the contents of external SRAM through V_{OUT} . With a backup battery installed with voltage V_{BAT} , the devices automatically switch the SRAM to the backup supply when V_{CC} falls.

Note:

When the battery is first connected without V_{CC} power applied, the device does not immediately provide battery backup voltage on V_{OUT} . Only after V_{CC} exceeds V_{RST} will the switchover operate as described below. This mode allows a battery to be attached during manufacturing but not used until after the system has been activated for the first time. As a result, no battery power is consumed by the device during storage and shipment. If the backup battery is not used, connect both V_{BAT} and V_{OUT} to V_{CC} .

This family of supervisors does not always connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{CC} . V_{BAT} connects to V_{OUT} (through a 100 Ω switch) when V_{CC} is below V_{SW} (2.4 V) or V_{BAT} (whichever is lower). This is done to allow the backup battery (e.g., a 3.6 V lithium cell) to have a higher voltage than V_{CC} .

Assuming that $V_{BAT} > 2.0 \text{ V}$, switchover at V_{SO} ensures that battery backup mode is entered before V_{OUT} gets too close to the 2.0 V minimum required to reliably retain data in most external SRAMs. When V_{CC} recovers, hysteresis is used to avoid oscillation around the V_{SO} point. V_{OUT} is connected to V_{CC} through a 3 Ω PMOS power switch.

Note:

The backup battery may be removed while V_{CC} is valid, assuming V_{BAT} is adequately decoupled (0.1 μ F typ), without danger of triggering a reset.

Table 4. I/O status in battery backup

Pin	Status			
V _{OUT}	Connected to V _{BAT} through internal switch			
V _{CC}	Disconnected from V _{OUT}			
PFI	Disabled			
PFO	Logic low			
Ē	High impedance			
E _{CON}	Logic high			
WDI	Watchdog timer is disabled			
MR	Disabled			
RST	Logic low			
RST	Logic high			
V _{BAT}	Connected to V _{OUT}			
Vccsw	Logic high (STM795)			

2.5 Chip enable gating (STM795 only)

Internal gating of the chip enable (\overline{E}) signal prevents erroneous data from corrupting the external CMOS RAM in the event of an undervoltage condition. The STM795 uses a series transmission gate from \overline{E} to \overline{E}_{CON} (see *Figure 11*). During normal operation (reset not asserted), the \overline{E} transmission gate is enabled and passes all \overline{E} transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short \overline{E} propagation delay from \overline{E} to \overline{E}_{CON} enables the STM795 to be used with most μ Ps. If \overline{E} is low when reset asserts, \overline{E}_{CON} remains low for typically 10 μ s to permit the current write cycle to complete.

2.6 Chip enable input (STM795 only)


The chip enable transmission gate is disabled and \overline{E} is high impedance (disabled mode) while reset is asserted. During a power-down sequence when V_{CC} passes the reset threshold, the chip enable transmission gate disables and \overline{E} immediately becomes high impedance if the voltage at \overline{E} is high. If \overline{E} is low when reset asserts, the chip enable transmission gate will disable 10 μ s after reset asserts (see *Figure 12*). This permits the current write cycle to complete during power-down.

Any time a reset is generated, the chip enable transmission gate remains disabled and \overline{E} remains high impedance (regardless of \overline{E} activity) for the first half of the reset time-out period ($t_{rec}/2$). When the chip enable transmission gate is enabled, the impedance of \overline{E} appears as a 40 Ω resistor in series with the load at \overline{E}_{CON} . The propagation delay through the chip enable transmission gate depends on V_{CC} , the source impedance of the drive connected to \overline{E} , and the loading on \overline{E}_{CON} . The chip enable propagation delay is production tested from the 50% point on \overline{E} to the 50% point on \overline{E}_{CON} using a 50 Ω driver and a 50 pF load capacitance (see *Figure 35*). For minimum propagation delay, minimize the capacitive load at \overline{E}_{CON} and use a low-output impedance driver.

2.7 Chip enable output (STM795 only)

When the chip enable transmission gate is enabled, the impedance of \overline{E}_{CON} is equivalent to a 40 Ω resistor in series with the source driving \overline{E} . In the disabled mode, the transmission gate is off and an active pull-up connects \overline{E}_{CON} to V_{OUT} (see *Figure 11*). This pull-up turns off when the transmission gate is enabled.








Figure 12. Chip enable waveform (STM795)

2.8 Power-fail input/output (NOT available on STM795)

The Power-Fail Input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the Power-Fail Output (PFO) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see *Figure 10*) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM690/704/795/802/804/805/806 or the microprocessor drops below the minimum operating voltage.

During battery backup, the power-fail comparator is turned off and \overline{PFO} goes (or remains) low (see *Figure 13*). This occurs after V_{CC} drops below V_{SW} (2.4 V). When power returns, the power-fail comparator is enabled and \overline{PFO} follows PFI. If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} on the STM704/806 so that a low voltage on PFI will generate a reset output.

2.9 Applications information

These supervisor circuits are not short-circuit protected. Shorting V_{OUT} to ground - excluding power-up transients such as charging a decoupling capacitor - destroys the device. Decouple both V_{CC} and V_{BAT} pins to ground by placing 0.1 μF capacitors as close to the device as possible.

V_{SW} (2.4 V)

PFO follows PFI

RST

Al08861a


Figure 13. Power-fail comparator waveform (STM690/704/802/804/805/806)

577

2.10 Using a SuperCap™ as a backup power source

SuperCapsTM are capacitors with extremely high capacitance values (e.g., order of 0.47 F) for their size. *Figure 14* shows how to use a SuperCap as a backup power source. The SuperCap may be connected through a diode to the V_{CC} supply. Since V_{BAT} can exceed V_{CC} while V_{CC} is above the reset threshold, there are no special precautions when using these supervisors with a Super-Cap.

Figure 14. Using a SuperCap™




2.11 Negative-going V_{CC} transients


The STM690/704/795/802/804/805/806 supervisors are relatively immune to negative-going V_{CC} transients (glitches). Figure 32 was generated using a negative pulse applied to V_{CC} , starting at V_{RST} + 0.3 V and ending below the reset threshold by the magnitude indicated (comparator overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal. Typically, a V_{CC} transient that goes 100 mV below the reset threshold and lasts 40 μ s or less will not cause a reset pulse. A 0.1 μ F bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.

3 Typical operating characteristics

Note: Typical values are at $T_A = 25$ °C.

Figure 15. V_{CC} to V_{OUT} on-resistance vs. temperature








Figure 17. Supply current vs. temperature (no load)







Figure 18. Battery current vs. temperature











22/42 Doc ID 10519 Rev 9

Figure 21. Power-up t_{rec} vs. temperature




Figure 22. Normalized reset threshold vs. temperature






Figure 23. Watchdog time-out period vs. temperature










Figure 25. PFI to PFO propagation delay vs. temperature

