

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# STM8AF6213 STM8AF6223 STM8AF6223A STM8AF6226

Automotive 8-bit MCU, with up to 8 Kbyte Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I<sup>2</sup>C, 3 to 5.5 V

Datasheet - production data

### **Features**





- Max f<sub>CPU</sub>: 16 MHz
- Advanced STM8A core with Harvard architecture and 3-stage pipeline
- Extended instruction set

#### Memories

- Program memory: 4 to 8 Kbyte Flash program; data retention 20 years at 55 °C after 1 kcycle
- Data memory: 640 byte true data EEPROM; endurance 300 kcycle
- RAM: 1 Kbyte

#### Clock management

- Low-power crystal resonator oscillator with external clock input
- Internal, user-trimmable 16 MHz RC and low-power 128 kHz RC oscillators
- Clock security system with clock monitor

#### · Reset and supply management


- Wait/auto-wakeup/Halt low-power modes with user definable clock gating
- Low-consumption power-on and powerdown reset

#### Interrupt management

- Nested interrupt controller with 32 interrupts
- Up to 28 external interrupts on 7 vectors

#### Timers

- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization
- 16-bit general purpose timer with 3 CAPCOM channels each (IC, OC, PWM)
- 8-bit AR basic timer with 8-bit prescaler
- Auto-wakeup timer
- Window and independent watchdog timers



#### I/Os

- Up to 28 I/Os on a 32-pin package including 21 high sink outputs
- Highly robust I/O design, immune against current injection

#### Communication interfaces

- LINUART LIN 2.2 compliant, master/slave modes with automatic resynchronization
- SPI interface up to 8 Mbit/s or f<sub>MASTER</sub>/2
- I<sup>2</sup>C interface up to 400 Kbit/s

## • Analog to digital converter (ADC)

- 10-bit, ± 1 LSB ADC with up to 7 muxed channels + 1 internal channel, scan mode and analog watchdog
- Internal reference voltage measurement
- Operating temperature up to 150 °C

# **Contents**

1	Intro	duction	9
2	Desc	ription	0
3	Bloc	k diagram1	1
4	Prod	uct overview	2
	4.1	Central processing unit (CPU)	2
		4.1.1 Architecture and registers	2
		4.1.2 Addressing	2
		4.1.3 Instruction set	2
	4.2	Single wire interface module (SWIM) and debug module (DM) 1	
		4.2.1 SWIM	
		4.2.2 Debug module	
	4.3	Interrupt controller	3
	4.4	Flash program and data EEPROM memory	3
		4.4.1 Write protection (WP)	
		4.4.2 Read-out protection (ROP)	
	4.5	Clock controller	
		4.5.1 Features	
	4.6	Power management	6
	4.7	Watchdog timers	6
	4.8	Auto wakeup counter	7
	4.9	Beeper	7
	4.10	TIM1 - 16-bit advanced control timer	7
	4.11	TIM5 - 16-bit general purpose timer	8
	4.12	TIM6 - 8-bit basic timer	8
	4.13	Analog-to-digital converter (ADC1) 1	9
	4.14	Communication interfaces	9
		4.14.1 LINUART	0
		4.14.2 Serial peripheral interface (SPI)	1
		4.14.3 Inter integrated circuit (I <sup>2</sup> C) interface	1



5	Pino	ut and <sub>l</sub>	pin description	22			
	5.1	TSSOI	P20 pinouts and pin descriptions	22			
	5.2	LQFP3	32/VFQPN32 pinout and pin description	28			
	5.3	Alterna	ate function remapping	32			
6	Mem	nory and	d register map	33			
	6.1	Memo	ry map	33			
	6.2	Regist	er map	34			
		6.2.1	I/O port hardware register map	34			
		6.2.2	CPU/SWIM/debug module/interrupt controller registers	42			
7	Inter	rupt ve	ctor mapping	44			
8	Opti	on byte	s	46			
	8.1	Option	byte description	47			
	8.2	STM8/	AF6213/23/23A/26 alternate function remapping bits	48			
9	Elec	Electrical characteristics					
	9.1	eter conditions	52				
		9.1.1	Minimum and maximum values	52			
		9.1.2	Typical values	52			
		9.1.3	Typical curves	52			
		9.1.4	Loading capacitor	52			
		9.1.5	Pin input voltage	53			
	9.2	Absolu	ıte maximum ratings	53			
	9.3	Operat	ting conditions	55			
		9.3.1	VCAP external capacitor	57			
		9.3.2	Supply current characteristics	57			
		9.3.3	External clock sources and timing characteristics	66			
		9.3.4	Internal clock sources and timing characteristics	68			
		9.3.5	Memory characteristics	69			
		9.3.6	I/O port pin characteristics	71			
		9.3.7	Reset pin characteristics	78			
		9.3.8	SPI serial peripheral interface	80			
		9.3.9	I <sup>2</sup> C interface characteristics	83			
		9.3.10	10-bit ADC characteristics	85			

		9.3.11	EMC characteristics	88
10	Pack	age info	ormation	91
	10.1	LQFP3	32 package information	91
	10.2	TSSOF	P20 package information	94
	10.3	VFQFF	PN32 package information	97
	10.4	Therma	al characteristics	. 101
		10.4.1	Reference document	101
		10.4.2	Selecting the product temperature range	101
11	Orde	ring inf	ormation	. 103
12	STM	3 develo	opment tools	. 104
	12.1	ion and in-circuit debugging tools	. 104	
		12.1.1	STice key features	104
	12.2	Softwa	re tools	. 105
		12.2.1	STM8 toolset	105
		12.2.2	C and assembly toolchains	105
	12.3	Progra	mming tools	. 106
13	Revis	sion his	story	. 107

STM8AF6213/23/23A/26 List of tables

# List of tables

Table 1.	STM8AF6213/23/23A/26 features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	15
Table 3.	TIM timer features	
Table 4.	Communication peripheral naming correspondence	
Table 5.	Legend/abbreviations for pinout tables	
Table 6.	STM8AF6213/STM8AF6223 TSSOP20 pin description	
Table 7.	STM8AF6223A TSSOP20 pin description	
Table 8.	STM8AF6226 LQFP32/VFQPN32 pin description	
Table 9.	Memory model for the devices covered in this datasheet	
Table 10.	I/O port hardware register map.	
Table 11.	General hardware register map	
Table 12.	CPU/SWIM/debug module/interrupt controller registers	
Table 13.	Interrupt mapping	
Table 14.	Option bytes	
Table 15.	Option byte description	
Table 15.	STM8AF6226 alternate function remapping bits [7:2] for 32-pin packages	
Table 10.	STM8AF6213 and STM8AF6223 alternate function remapping bits [7:2]	40
Table 17.	for 20-pin packages	40
Table 18.	STM8AF6223A alternate function remapping bits [7:2] for 20-pin packages	
Table 19.	,, , , , ,	
Table 19.	STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]	50
Table 20.	STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]	50
Table 21	for 20-pin packages	
Table 21.		
Table 22.	Voltage characteristics	
Table 23.	Current characteristics	
Table 24.	Thermal characteristics	
Table 25.	Operating lifetime (OLF)	
Table 26.	General operating conditions	
Table 27.	Operating conditions at power-up/power-down	
Table 28.	Total current consumption with code execution in run mode at $V_{DD} = 5 V$	
Table 29.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 \text{ V} \dots$	
Table 30.	Total current consumption in wait mode at $V_{DD} = 5 \text{ V} \dots$	
Table 31.	Total current consumption in wait mode at V <sub>DD</sub> = 3.3 V	
Table 32.	Total current consumption in active halt mode at V <sub>DD</sub> = 5 V	
Table 33.	Total current consumption in active halt mode at V <sub>DD</sub> = 3.3 V	
Table 34.	Total current consumption in halt mode at V <sub>DD</sub> = 5 V	
Table 35.	Total current consumption in halt mode at V <sub>DD</sub> = 3.3 V	
Table 36.	Wakeup times	
Table 37.	Total current consumption and timing in forced reset state	
Table 38.	Peripheral current consumption	
Table 39.	HSE user external clock characteristics	
Table 40.	HSE oscillator characteristics	
Table 41.	HSI oscillator characteristics	
Table 42.	LSI oscillator characteristics	
Table 43.	RAM and hardware registers	
Table 44.	Flash program memory/data EEPROM memory	69
Table 45.	Flash program memory	
Table 46.	Data memory	70



## STM8AF6213/23/23A/26

Table 47.	I/O static characteristics	71
Table 48.	Output driving current (standard ports)	73
Table 49.	Output driving current (true open drain ports)	73
Table 50.	Output driving current (high sink ports)	
Table 51.	NRST pin characteristics	
Table 52.	SPI characteristics	80
Table 53.	I <sup>2</sup> C characteristics	83
Table 54.	ADC characteristics	85
Table 55.	ADC accuracy with RAIN < 10 k $\Omega$ , $V_{DD}$ = 5 V	86
Table 56.	ADC accuracy with RAIN < 10 k $\Omega$ , $V_{DD}$ = 3.3 V	
Table 57.	EMS data	88
Table 58.	EMI data	89
Table 59.	ESD absolute maximum ratings	89
Table 60.	Electrical sensitivities	90
Table 61.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	92
Table 62.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package mechanical data	94
Table 63.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch	
	quad flat package mechanical data	98
Table 64.	Thermal characteristics	
Table 65.	STM8AF6213/23/23A/26 ordering information scheme	103
Table 66.	Document revision history	107



STM8AF6213/23/23A/26 List of figures

# **List of figures**

Figure 1.	STM8AF6213/23/23A/26 block diagram	. 11
Figure 2.	Flash memory organization	. 14
Figure 3.	STM8AF6213/STM8AF6223 TSSOP20 pinout	. 22
Figure 4.	STM8AF6223A TSSOP20 pinout	. 23
Figure 5.	STM8AF6226 LQFP32/VFQPN32 pinout	. 28
Figure 6.	Memory map	. 33
Figure 7.	Pin loading conditions	. 52
Figure 8.	Pin input voltage	. 53
Figure 9.	f <sub>CPUmax</sub> versus V <sub>DD</sub>	. 56
Figure 10.	External capacitor C <sub>EXT</sub>	. 57
Figure 11.	Typ I <sub>DD(RUN)</sub> vs. V <sub>DD</sub> HSE user external clock, f <sub>CPU</sub> = 16 MHz	. 63
Figure 12.	Typ $I_{DD(RUN)}$ vs. $f_{CPU}$ HSE user external clock, $V_{DD}$ = 5 V	. 63
Figure 13.	Typ $I_{DD(RUN)}$ vs. $V_{DD}$ HSEI RC osc., $f_{CPU}$ = 16 MHz	. 64
Figure 14.	Typ $I_{DD(WFI)}$ vs. $V_{DD}$ HSE user external clock, $f_{CPU}$ = 16 MHz	. 64
Figure 15.	Typ $I_{DD(WFI)}$ vs. $f_{CPU}$ HSE user external clock, $V_{DD}$ = 5 V	. 65
Figure 16.	Typ $I_{DD(WFI)}$ vs. $V_{DD}$ HSI RC osc., $f_{CPU}$ = 16 MHz	. 65
Figure 17.	HSE external clock source	
Figure 18.	HSE oscillator circuit diagram	. 67
Figure 19.	Typical V <sub>IL</sub> and V <sub>IH</sub> vs V <sub>DD</sub> @ 4 temperatures	. 72
Figure 20.	Typical pull-up resistance R <sub>PU</sub> vs V <sub>DD</sub> @ 4 temperatures	. 72
Figure 21.	Typical pull-up current I <sub>pu</sub> vs V <sub>DD</sub> @ 4 temperatures	. 73
Figure 22.	Typ. $V_{OL} @ V_{DD} = 5 V$ (standard ports)	. 74
Figure 23.	Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V (standard ports)}$	. 74
Figure 24.	Typ. $V_{OL} @ V_{DD} = 5 V$ (true open drain ports)	
Figure 25.	Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V}$ (true open drain ports)	. 75
Figure 26.	Typ. $V_{OL} @ V_{DD} = 5 V$ (high sink ports)	. 75
Figure 27.	Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V (high sink ports)}$	. 76
Figure 28.	Typ. $V_{DD}$ - $V_{OH}$ @ $V_{DD}$ = 5 V (standard ports)	
Figure 29.	Typ. $V_{DD}$ - $V_{OH}$ @ $V_{DD}$ = 3.3 V (standard ports)	. 76
Figure 30.	Typ. $V_{DD}$ - $V_{OH}$ @ $V_{DD}$ = 5 V (high sink ports)	
Figure 31.	Typ. $V_{DD}$ - $V_{OH}$ @ $V_{DD}$ = 3.3 V (high sink ports)	. 77
Figure 32.	Typical NRST V <sub>IL</sub> and V <sub>IH</sub> vs V <sub>DD</sub> @ 4 temperatures	
Figure 33.	Typical NRST pull-up resistance vs V <sub>DD</sub> @ 4 temperatures	
Figure 34.	Typical NRST pull-up current vs V <sub>DD</sub> @ 4 temperatures	
Figure 35.	Recommended reset pin protection	
Figure 36.	SPI timing diagram - slave mode and CPHA = 0	
Figure 37.	SPI timing diagram - slave mode and CPHA = 1	
Figure 38.	SPI timing diagram - master mode <sup>(1)</sup>	
Figure 39.	Typical application with I2C bus and timing diagram	
Figure 40.	ADC accuracy characteristics	
Figure 41.	Typical application with ADC	
Figure 42.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	. 91
Figure 43.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	
Figure 44.	LQFP32 marking example (package top view)	. 93
Figure 45.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package outline	. 94
Figure 46.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	



	package footprint	95
Figure 47.	TSSOP20 marking example (package top view)	
Figure 48.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch	
	quad flat package outline	97
Figure 49.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch	
	quad flat package recommended footprint	99
Figure 50.	VFQFPN32 marking example (package top view)	. 100



STM8AF6213/23/23A/26 Introduction

# 1 Introduction

The datasheet contains the description of STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



# 2 Description

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 automotive 8-bit microcontrollers offer 4 to 8 Kbytes of Flash program memory, plus integrated true data EEPROM. The STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the-art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 kwrite/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Table 1. STM8AF6213/23/23A/26 features

Device STM8AF6226		STM8AF6223	STM8AF6223A	STM8AF6213	
Pin count	32	20			
Max. number of GPIOs	28 including 21 high-sink I/Os	16 including 12 high-sink I/Os			
Ext. interrupt pins	28		16		
Timer CAPCOM channels	6	7	6	7	
Timer complementary outputs	3	1	2	1	
A/D converter channels	7	5	7	5	
Low-density Flash program memory (byte)	8 K 4 K			4 K	
Data EEPROM (byte)	640 <sup>(1)</sup>				
RAM (byte)	1 K				
Peripheral set	Multipurpose timer (TIM1), SPI, I2C, LINUART, window WDG, independent WDG, ADC, PWM timer (TIM5), 8-bit timer (TIM6)				

<sup>1.</sup> No read-while-write (RWW) capability

**577** 

10/109 DocID025118 Rev 6

STM8AF6213/23/23A/26 Block diagram

# 3 Block diagram




Figure 1. STM8AF6213/23/23A/26 block diagram

Legend: ADC (Analog-to-digital converter), beCAN (Controller area network), BOR (Brownout reset),
I²C (Inter-integrated circuit multimaster interface),IWDG (Independent window watchdog), LINUART (Local interconnect
network universal asynchronous receiver transmitter), POR (Power on reset), SPI (Serial peripheral interface), SWIM
(Single wire interface module), USART (Universal synchronous asynchronous receiver transmitter), Window WDG
(Window watchdog).



## 4 Product overview

The following section intends to give an overview of the basic features of the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

# 4.1 Central processing unit (CPU)

The 8-bit STM8 core is designed for code efficiency and performance.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

## 4.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction.

## 4.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

### 4.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

5//

## 4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module together with an integrated debug module permit non-intrusive, real-time in-circuit debugging and fast memory programming.

#### 4.2.1 SWIM

Single wire interface module for direct access to the debug mode and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 byte/ms.

## 4.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined breakpoint configurations

# 4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 28 external interrupts on 7 vectors including TLI
- Trap and reset interrupts

# 4.4 Flash program and data EEPROM memory

- Up to 8 Kbytes of Flash program single voltage Flash memory
- 640 byte true data EEPROM
- User option byte area

### 4.4.1 Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option byte.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option byte.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to the figure below.

The size of the UBC is programmable through the UBC option byte, in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: up to 8 Kbyte minus UBC
- User-specific boot code (UBC): configurable up to 8 Kbyte

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.

Figure 2. Flash memory organization Data memory area (640 byte) Data **EEPROM** memory Option bytes Programmable area (from 64 byte (1 page) UBC area to up to 8 Kbvte Remains write protected during IAP (in 1 page steps) Low-density Flash program memory (up to 8Kbyte) Flash program memory area Write access possible for IAP MS38344V1

\_\_\_\_\_

Read-out protection (ROP)

4.4.2

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

14/109 DocID025118 Rev 6

## 4.5 Clock controller

The clock controller distributes the system clock ( $f_{MASTER}$ ) coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

#### 4.5.1 Features

- Clock prescaler: to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- Safe clock switching: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management**: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Master clock sources: four different clock sources can be used to drive the master clock:
  - 1-16 MHz high-speed external crystal (HSE)
  - Up to 16 MHz high-speed user-external clock (HSE user-ext)
  - 16 MHz high-speed internal RC oscillator (HSI)
  - 128 kHz low-speed internal RC (LSI)
- **Startup clock**: after reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- Configurable main clock output (CCO): This outputs an external clock for use by the application.

Table 2. Peripheral clock gating bit assignments in CLK\_PCKENR1/2 registers

Bit	Periphera I clock	Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock
PCKEN17	TIM1	PCKEN13	LINUART	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	TIM5	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	Reserved	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM6	PCKEN10	I <sup>2</sup> C	PCKEN24	Reserved	PCKEN20	Reserved

## 4.6 Power management

For efficient power management, the application can be put in one of four different low-power modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- **Wait mode**: in this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active-halt mode with regulator on: in this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster.
   Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active-halt mode with regulator off: this mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode: in this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

# 4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

#### Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- Timeout: at 16 MHz CPU clock the time-out period can be adjusted between 75 μs up to 64 ms
- Refresh out of window: the downcounter is refreshed before its value is lower than the one stored in the window register.

57

### Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure.

The IWDG time base spans from 60 µs to 1 s

## 4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

# 4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

### 4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down auto-reload counter with 16-bit fractional prescaler.
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output.
- Synchronization module to control the timer with external signals or to synchronise with TIM5 or TIM6
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

# 4.11 TIM5 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM6

## 4.12 TIM6 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM5.

Table 3. TIM timer features

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complemen tary outputs	Ext. trigger	Timer synchroniz ation/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM5	16	Any power of 2 from 1 to 32768	Up	3	0	No	Yes
TIM6	8	Any power of 2 from 1 to 128	Up	0	0	No	

## 4.13 Analog-to-digital converter (ADC1)

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 products contain a 10-bit successive approximation A/D converter (ADC1) with up to 7 external and 1 internal multiplexed input channels and the following main features:

- Input voltage range: 0 to V<sub>DD</sub>
   Input voltage range: 0 to V<sub>DDA</sub>
   Conversion time: 14 clock cycles
- Single and continuous and buffered continuous conversion modes
- Buffer size (n x 10 bits) where n = number of input channels
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Internal reference voltage on channel AIN7
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

Note:

Additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC\_DRH/ADC\_DRL registers.

#### Internal bandgap reference voltage

Channel AIN7 is internally connected to the internal bandgap reference voltage. The internal bandgap reference is constant and can be used, for example, to monitor  $V_{DD}$ . It is independent of variations in  $V_{DD}$  and ambient temperature  $T_A$ .

### 4.14 Communication interfaces

The following communication interfaces are implemented:

- LINUART: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA mode, single wire mode, LIN2.2 capability
- SPI: full and half-duplex, 8 Mbit/s
- I<sup>2</sup>C: up to 400 Kbit/s

Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016 (see *Table 4*).

Table 4. Communication peripheral naming correspondence

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)		
LINUART	UART4		

#### 4.14.1 LINUART

#### **Main features**

- 1 Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN mode
- Single wire half duplex mode

#### LIN mode

#### Master mode:

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

#### Slave mode:

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
  - Delimiter too short
  - Synch field error
  - Deviation error (if automatic resynchronization is enabled)
  - Framing error in synch field or identifier field
  - Header time-out

## Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f<sub>CPU</sub>/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
  - Address bit (MSB)
  - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

#### Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f<sub>CPU</sub>/16)

## 4.14.2 Serial peripheral interface (SPI)

- Maximum speed: 8 Mbit/s (f<sub>MASTER</sub>/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave /master selection input pin

# 4.14.3 Inter integrated circuit (I<sup>2</sup>C) interface

- I<sup>2</sup>C master features:
  - Clock generation
  - Start and stop generation
- I<sup>2</sup>C slave features:
  - Programmable I<sup>2</sup>C address detection
  - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
  - Standard speed (up to 100 kHz),
  - Fast speed (up to 400 kHz)

# 5 Pinout and pin description


The following table presents the meaning of the abbreviations in use in the pin description tables in this section.

Table 5. Legend/abbreviations for pinout tables

Туре	I= input, O = output, S = power supply				
Level	Input CM = CMOS (standard for all I/Os)				
	Output	HS = High sink			
Output speed	O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset				
Port and control	Input	float = floating, wpu = weak pull-up			
configuration	Output	Output T = true open drain, OD = open drain, PP = push pull			
Reset state	Bold X (pin state after internal reset release).  Unless otherwise specified, the pin state is the same during the reset phase after the internal reset release.				

# 5.1 TSSOP20 pinouts and pin descriptions


Figure 3. STM8AF6213/STM8AF6223 TSSOP20 pinout



- 1. (HS) high sink capability.
- 2. (T) true open drain (P-buffer and protection diode to  $V_{\mbox{\scriptsize DD}}$  not implemented).
- 3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

22/109 DocID025118 Rev 6

Figure 4. STM8AF6223A TSSOP20 pinout



- 1. (HS) high sink capability.
- 2. (T) true open drain (P-buffer and protection diode to  $\ensuremath{V_{DD}}$  not implemented).
- 3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description

				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndw	Ext. interrupt	High sink <sup>(1)</sup>	peeds	ао	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	PD4/ TIM5_CH1/ BEEP [LINUART_CK]	I/O	<u>x</u>	x	x	HS	О3	x	х	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
2	PD5/ AIN5/ LINUART_TX	I/O	X	х	Х	HS	О3	Х	х	Port D5	Analog input 5/ LINUART data transmit	-
3	PD6/ AIN6/ LINUART_RX	I/O	X	Х	Х	HS	O3	Х	х	Port D6	Analog input 6/ LINUART data receive	-
4	NRST	I/O	-	<u>X</u>	-	-	-	-	-		Reset	
5	PA1/ OSCIN <sup>(2)</sup>	I/O	<u>x</u>	Х	Х	-	01	Х	Х	Port A1	Resonator/ crystal in	-
6	PA2/ OSCOUT	I/O	<u>x</u>	Х	X	01	Х	X		Port A2	Resonator/ crystal out	-
7	VSS	S	-	-	-	-	ı	-	-	Digital ground		
8	VCAP	S	-	-	-	-	ı	-	-	1.8 V regulator capacitor		
9	VDD	S	-	-	-	-	-	-	-	Dig	ital power sup	pply



Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description (continued)

				Input			Out			acscription (	,	
TSSOP	Pin name	Туре	floating	ndw	Ext. interrupt	High sink <sup>(1)</sup>	Speed	ОО	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
10	PA3/ TIM5_CH3 [SPI_NSS]	I/O	<u>x</u>	х	х	HS	О3	X	Х	Port A3	Timer 5 channel 3	SPI master/ slave select [AFR1]
11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	<u>x</u>	-	Х	-	01	T <sup>(3)</sup>	-	Port B5	I2C data	Timer 1 - break input [AFR4]
12	PB4/ I2C_SCL [ADC_ETR]	I/O	<u>x</u>	-	x	1	O1	T <sup>(3)</sup>	-	Port B4	I2C clock	ADC external trigger [AFR4]
13	PC3/ TIM1_CH3/[TLI]/[ TIM1_CH1N]	I/O	X	х	x	HS	О3	X	х	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7]
14	PC4/ TIM1_CH4/ CLK_CCO/AIN2/[ TIM1_CH2N]	I/O	x	x	х	HS	O3	X	X	Port C4	Timer 1 - channel 4 /configurabl e clock output	Analog input 2 [AFR2]Time r 1 inverted channel 2 [AFR7]
15	PC5/SPI_SCK [TIM5_CH1]	I/O	<u>x</u>	X	х	HS	О3	X	X	Port C5	SPI clock	Timer 5 channel 1 [AFR0]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port C7	SPI master in/ slave out	Timer 1 channel 2[AFR0]
18	PD1/ SWIM <sup>(4)</sup>	I/O	<u>x</u>	Х	Х	HS	O4	Х	Х	Port D1	SWIM data interface	-

24/109 DocID025118 Rev 6

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description	on (continued)
--	----------------

				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndw	Ext. interrupt	High sink <sup>(1)</sup>	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
19	PD2/AIN3 [TIM5_CH3]	I/O	X	x	x	HS	О3	х	x	Port D2	-	Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1]
20	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	x	x	x	HS	О3	x	х	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-

<sup>1.</sup> I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see Section 9.2: Absolute maximum ratings).

Table 7. STM8AF6223A TSSOP20 pin description

				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndw	Ext. interrupt	High sink <sup>(1)</sup>	peedS	ао	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	PD4/ TIM5_CH1/ BEEP/SPI_NSS [LINUART_CK]	I/O	<u>x</u>	x	x	HS	О3	X	Х	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
2	PD5/ AIN5/ LINUART_TX	I/O	x	х	Х	HS	О3	х	Х	Port D5	Analog input 5/ LINUART data transmit	-



<sup>2.</sup> When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

<sup>3.</sup> In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented)

<sup>4.</sup> The PD1 pin is in input pull-up during the reset phase and after internal reset release.