

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









STM8AF6246 STM8AF6248 STM8AF6266 STM8AF6268

Automotive 8-bit MCU, with up to 32 Kbyte Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C, 3 to 5.5 V

Datasheet - production data

Features


- AEC-Q10x qualified
- Core
 - Max f_{CPU}: 16 MHz
 - Advanced STM8A core with Harvard architecture and 3-stage pipeline
 - Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz f_{CPU} for industry standard benchmark

Memories

- Flash Program memory: 16 to 32 Kbyte Flash; data retention 20 years at 55 °C after 1 kcycle
- Data memory: 0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycle
- RAM: 2 Kbyte
- Clock management
 - Low-power crystal resonator oscillator with external clock input
 - Internal, user-trimmable 16 MHz RC and low-power 128 kHz RC oscillators
 - Clock security system with clock monitor
- Reset and supply management
 - Wait/auto-wakeup/Halt low-power modes with user definable clock gating
 - Low consumption power-on and powerdown reset
- · Interrupt management
 - Nested interrupt controller with 32 vectors
 - Up to 34 external interrupts on 5 vectors

Timers

- Up to 2 general purpose 16-bit PWM timers with up to 3 CAPCOM channels each (IC, OC or PWM)
- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization
- 8-bit AR basic timer with 8-bit prescaler



- Auto-wakeup timer
- Window and independent watchdog timers
- Communication interfaces
 - LINUART
 - LIN 2.2 compliant, master/slave modes with automatic resynchronization
 - SPI interface up to 8 Mbit/s or f_{MASTER}/2
 - I²C interface up to 400 Kbit/s
- Analog-to-digital converter (ADC)
 - 10-bit accuracy, 2LSB TUE accuracy, 2LSB TUE linearity ADC and up to 10 multiplexed channels with individual data buffer
 - Analog watchdog, scan and continuous sampling mode

I/Os

- Up to 38 user pins including 10 HS I/Os
- Highly robust I/O design, immune against current injection
- Operating temperature up to 150 °C
- Qualification conforms to AEC-Q100 rev G

Contents

1	Intro	oduction				
2	Desc	ription .		10		
3	Prod	uct line-	-up	11		
4	Block	k diagra	m	12		
5	Prod	uct over	rview	14		
	5.1	STM8A	central processing unit (CPU)	14		
		5.1.1	Architecture and registers	14		
		5.1.2	Addressing	14		
		5.1.3	Instruction set	14		
	5.2	Single v	wire interface module (SWIM) and debug module (DM)	15		
		5.2.1	SWIM	15		
		5.2.2	Debug module	15		
	5.3	Interrup	ot controller	15		
	5.4	Flash p	rogram and data EEPROM	15		
		5.4.1	Architecture	15		
		5.4.2	Write protection (WP)	16		
		5.4.3	Protection of user boot code (UBC)	16		
		5.4.4	Read-out protection (ROP)	17		
	5.5	Clock c	ontroller	17		
		5.5.1	Features	17		
		5.5.2	16 MHz high-speed internal RC oscillator (HSI)	18		
		5.5.3	128 kHz low-speed internal RC oscillator (LSI)	19		
		5.5.4	16 MHz high-speed external crystal oscillator (HSE)	19		
		5.5.5	External clock input	19		
		5.5.6	Clock security system (CSS)	19		
	5.6	Low-po	wer operating modes	20		
	5.7	Timers		20		
		5.7.1	Watchdog timers	20		
		5.7.2	Auto-wakeup counter	21		
		5.7.3	Beeper	21		



		5.7.4	Advanced control and general purpose timers	21
		5.7.5	Basic timer	22
	5.8	Analog	-to-digital converter (ADC)	. 23
	5.9	Commi	unication interfaces	. 23
		5.9.1	Serial peripheral interface (SPI)	24
		5.9.2	Inter integrated circuit (I ² C) interface	24
		5.9.3	Universal asynchronous receiver/transmitter with LIN support (LINUART)	25
	5.10	Input/o	utput specifications	. 26
6	Pino	uts and	pin description	. 27
	6.1	Packag	ge pinouts	. 27
	6.2	Alterna	ate function remapping	. 31
7	Mem	ory and	I register map	. 32
	7.1	Memor	ry map	. 32
	7.2	Registe	er map	. 33
8	Inter	rupt tab	ole	. 43
9	Optio	on bytes	S	. 44
10	Elect	rical ch	naracteristics	. 49
	10.1	Parame	eter conditions	. 49
		10.1.1	Minimum and maximum values	49
		10.1.2	Typical values	49
		10.1.3	Typical curves	49
		10.1.4	Loading capacitor	49
		10.1.5	Pin input voltage	50
	10.2	Absolu	te maximum ratings	. 50
	10.3	Operat	ing conditions	. 52
		10.3.1	VCAP external capacitor	54
			Supply current characteristics	5 1
		10.3.2		54
		10.3.2 10.3.3	External clock sources and timing characteristics	
				57
		10.3.3	External clock sources and timing characteristics	57 59
		10.3.3 10.3.4	External clock sources and timing characteristics	57 59 62

		10.3.7	Reset pin characteristics	67
		10.3.8	TIM 1, 2, 3, and 4 timer specifications	69
		10.3.9	SPI serial peripheral interface	69
		10.3.10	I ² C interface characteristics	72
		10.3.11	10-bit ADC characteristics	73
		10.3.12	EMC characteristics	75
11	Pack	age info	ormation	78
	11.1	VFQFP	N32 package information	78
	11.2	LQFP48	3 package information	82
	11.3	LQFP32	2 package information	85
	11.4	Therma	I characteristics	88
		11.4.1	Reference document	88
		11.4.2	Selecting the product temperature range	88
12	Orde	ring info	ormation	90
13	STM	8 develo	pment tools	91
	13.1	Emulati	on and in-circuit debugging tools	91
		13.1.1	STice key features	91
	13.2	Softwar	e tools	92
		13.2.1	STM8 toolset	92
		13.2.2	C and assembly toolchains	92
	13.3	Progran	nming tools	93
14	Revis	sion his	tory	94

STM8AF6246/48/66/68 List of tables

List of tables

Table 1.	STM8AF6246/48/66/68 product line-up	11
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	
Table 3.	Advanced control and general purpose timers	
Table 4.	TIM4	
Table 5.	ADC naming	23
Table 6.	Communication peripheral naming correspondence	23
Table 7.	Legend/abbreviation	
Table 8.	STM8AF6246/48/66/68 (32 Kbyte) microcontroller pin description	29
Table 9.	Memory model for the devices covered in this datasheet	
Table 10.	I/O port hardware register map	
Table 11.	General hardware register map	
Table 12.	CPU/SWIM/debug module/interrupt controller registers	
Table 13.	Temporary memory unprotection registers	
Table 14.	STM8A interrupt table	
Table 15.	Option bytes	
Table 16.	Option byte description	
Table 17.	Voltage characteristics	
Table 18.	Current characteristics	
Table 19.	Thermal characteristics	
Table 20.	Operating lifetime	
Table 21.	General operating conditions	
Table 22.	Operating conditions at power-up/power-down	
Table 23.	Total current consumption in Run, Wait and Slow mode.	
	General conditions for V _{DD} apply, T _A = -40 to 150 °C	54
Table 24.	Total current consumption in Halt and Active-halt modes.	
	General conditions for V _{DD} apply, T _A = -40 to 55 °C	55
Table 25.	Oscillator current consumption	
Table 26.	Programming current consumption	
Table 27.	Typical peripheral current consumption V _{DD} = 5.0 V	
Table 28.	HSE user external clock characteristics	
Table 29.	HSE oscillator characteristics	
Table 30.	HSI oscillator characteristics.	
Table 31.	LSI oscillator characteristics	
Table 32.	Flash program memory/data EEPROM memory	
Table 33.	Flash program memory	
Table 34.	Data memory	
Table 35.	I/O static characteristics	
Table 36.	NRST pin characteristics	
Table 37.	TIM 1, 2, 3, and 4 electrical specifications	
Table 38.	SPI characteristics	
Table 39.	I ² C characteristics	
Table 40.	ADC characteristics	
Table 41.	ADC accuracy for V _{DDA} = 5 V	
Table 42.	EMS data	
Table 43.	EMI data	
Table 44.	ESD absolute maximum ratings	
Table 45.	Electrical sensitivities	
Table 46.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad	



List of tables STM8AF6246/48/66/68

	flat package mechanical data	. 79
Table 47.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	. 83
Table 48.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	. 86
Table 49.	Thermal characteristics	. 88
	Document revision history	



STM8AF6246/48/66/68 List of figures

List of figures

STM8AF6246/48/66/68 block diagram	. 12
VFQFPN/LQFP 32-pin pinout	27
LQFP 48-pin pinout	
Register and memory map of STM8A products	32
Pin loading conditions	
Pin input voltage	50
f _{CPUmax} versus V _{DD}	52
External capacitor C _{FXT}	54
Typ. $I_{DD(RUN)HSE}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = on	56
Typ. I _{DD(RUN)HSE} vs. f _{CPU} @ V _{DD} = 5.0 V, peripheral = on	56
Typ. $I_{DD(RUN)HSI}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = off	57
Typ. $I_{DD(WFI)HSE}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = on	57
Typ. $I_{DD(WFI)HSE}$ vs. f_{CPU} @ V_{DD} = 5.0 V, peripheral = on	57
Typ. $I_{DD(WFI)HSI}$ vs. V_{DD} @ f_{CPU} = 16 MHz, peripheral = off	57
HSE external clock source	
HSE oscillator circuit diagram	59
Typical HSI frequency vs V _{DD}	
Typical LSI frequency vs V _{DD}	61
Typical V _{IL} and V _{IH} vs V _{DD} @ four temperatures	64
Typical pull-up resistance R _{PU} vs V _{DD} @ four temperatures	. 64
Typical pull-up current I _{pu} vs V _{DD} @ four temperatures	65
Typ. V_{OL} @ V_{DD} = 3.3 \dot{V} (standard ports)	. 65
Typ. V _{OL} @ V _{DD} = 5.0 V (standard ports)	65
Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V (true open drain ports)}$	65
Typ. $V_{OL} @ V_{DD} = 5.0 \text{ V (true open drain ports)}$	65
Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V (high sink ports)}$	
Typ. $V_{OL} @ V_{DD} = 5.0 \text{ V (high sink ports)}$	66
Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (standard ports)	
Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (high sink ports)	66
Typ. V_{DD} - V_{OH} @ V_{DD} = 5.0 V (high sink ports)	
Typical NRST pull-up resistance R _{PU} vs V _{DD}	68
	74
	78
· · · · · · · · · · · · · · · · · · ·	
	82
LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	Register and memory map of STM8A products Pin loading conditions. Pin input voltage f_CPUmax versus V_DD External capacitor C_EXT Typ. I_DD(RUN)HSE vs. V_DD @f_CPU = 16 MHz, peripheral = on Typ. I_DD(RUN)HSE vs. f_CPU @ V_DD = 5.0 V, peripheral = on Typ. I_DD(RUN)HSI vs. V_DD @ f_CPU = 16 MHz, peripheral = off Typ. I_DD(WFI)HSE vs. V_DD @ f_CPU = 16 MHz, peripheral = on Typ. I_DD(WFI)HSE vs. V_DD @ f_CPU = 16 MHz, peripheral = on Typ. I_DD(WFI)HSE vs. f_CPU @ V_DD = 5.0 V, peripheral = on Typ. I_DD(WFI)HSI vs. V_DD @ f_CPU = 16 MHz, peripheral = off HSE external clock source HSE oscillator circuit diagram Typical HSI frequency vs V_DD. Typical LSI frequency vs V_DD. Typical LSI frequency vs V_DD @ four temperatures Typical pull-up resistance R_PU vs V_DD @ four temperatures Typical pull-up current I_pu vs V_DD @ four temperatures Typical pull-up current I_pu vs V_DD @ four temperatures Typ. V_OL @ V_DD = 3.3 V (standard ports). Typ. V_OL @ V_DD = 5.0 V (standard ports) Typ. V_OL @ V_DD = 5.0 V (true open drain ports) Typ. V_OL @ V_DD = 5.0 V (high sink ports) Typ. V_OL @ V_DD = 5.0 V (high sink ports) Typ. V_OL @ V_DD = 5.0 V (high sink ports) Typ. V_DD - V_OH @ V_DD = 3.3 V (standard ports). Typ. V_DD - V_OH @ V_DD = 3.3 V (high sink ports) Typ. V_DD - V_OH @ V_DD = 3.3 V (high sink ports). Typ. V_DD - V_OH @ V_DD = 3.3 V (high sink ports).



List of figures STM8AF6246/48/66/68

	recommended footprint	. 84
Figure 47.	LQFP48 marking example (package top view)	. 84
Figure 48.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	. 85
Figure 49.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	. 87
	LQFP32 marking example (package top view)	
Figure 51.	STM8AF6246/48/66/68 ordering information scheme ⁽¹⁾ (2)	. 90



STM8AF6246/48/66/68 Introduction

1 Introduction

This datasheet refers to the STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 products with 16 to 32 Kbyte of Flash program memory.

In the order code, the letter 'F' refers to product versions with data EEPROM and 'H' refers to product versions without data EEPROM. The identifiers 'F' and 'H' do not coexist in a given order code.

The datasheet contains the description of family features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



Description STM8AF6246/48/66/68

2 Description

The STM8AF6246, STM8AF6248, STM8AF6266 and STM8AF6268 automotive 8-bit microcontrollers offer from 16 to 32 Kbyte of Flash program memory and integrated true data EEPROM. They are referred to as medium density STM8A devices in STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

All devices of the STM8A product line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Device performance is ensured by a clock frequency of up to 16 MHz CPU and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals. Full documentation is offered with a wide choice of development tools.

Product longevity is ensured in the STM8A family thanks to their advanced core which is made in a state-of-the art technology for automotive applications with 3.3 V to 5 V operating supply.

All STM8A and ST7 microcontrollers are supported by the same tools including STVD/STVP development environment, the STice emulator and a low-cost, third party incircuit debugging tool.



STM8AF6246/48/66/68 Product line-up

3 Product line-up

Table 1. STM8AF6246/48/66/68 product line-up

Order code	Package	Medium density Flash program memory (byte)	RAM (byte)	Data EE (byte)	10-bit A/D ch.	Timers (IC/OC/PWM)	Serial interfaces	I/0 wakeup pins
STM8AF/P6268	1.05040	32 K		1 K		1x8-bit: TIM4	LINI/LIADT)	
STM8AF/P6248	LQFP48 (7x7)	16 K		0.5 K	10	3x16-bit: TIM1, TIM2, TIM3 (9/9/9)	LIN(UART), SPI, I ² C	38/35
STM8AF/P6266	1.05000	32 K	Î	1 K		1x8-bit: TIM4	LINI(LIA DT)	
STM8AF/P6246	LQFP32 (7x7)	16 K	2 K	0.5 K	7	3x16-bit: TIM1, TIM2, TIM3 (8/8/8)	LIN(UART), SPI, I ² C	25/23
STM8AF/P6266		32 K		1 K		1x8-bit: TIM4	LINI/LIADT)	
STM8AF/P6246	VFQFPN32	16 K		0.5 K	7	3x16-bit: TIM1, TIM2, TIM3 (8/8/8)	LIN(UART), SPI, I ² C	25/23

Block diagram STM8AF6246/48/66/68

4 Block diagram




Figure 1. STM8AF6246/48/66/68 block diagram



STM8AF6246/48/66/68 **Block diagram**

1. Legend:
ADC: Analog-to-digital converter
beCAN: Controller area network
BOR: Brownout reset
I²C: Inter-integrated circuit multimaster interface
IWDG: Independent window watchdog
LINUART: Local interconnect network universal asynchronous receiver transmitter
POR: Power on reset
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous asynchronous receiver transmitter
Window WDG: Window watchdog



5 Product overview

This section describes the family features that are implemented in the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

5.1 STM8A central processing unit (CPU)

The 8-bit STM8A core is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

5.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64 Kbyte stack
- 8-bit condition code register with seven condition flags for the result of the last instruction.

5.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

5.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

14/99 DocID14952 Rev 11



5.2 Single wire interface module (SWIM) and debug module (DM)

5.2.1 SWIM

The single wire interface module, SWIM, together with an integrated debug module, permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 bytes/ms.

5.2.2 Debug module

The non-intrusive debugging module features a performance close to a full-flavored emulator. Besides memory and peripheral operation, CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program-memory instructions (software breakpoints), except the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

5.3 Interrupt controller

- Nested interrupts with three software priority levels
- 21 interrupt vectors with hardware priority
- Five vectors for external interrupts (up to 34 depending on the package)
- Trap and reset interrupts

5.4 Flash program and data EEPROM

- 16 Kbyte to 32 Kbyte of medium density single voltage program Flash memory
- Up to 1 Kbyte true (not emulated) data EEPROM
- Read while write: writing in the data memory is possible while executing code in the Flash program memory

The whole Flash program memory and data EEPROM are factory programmed with 0x00.

5.4.1 Architecture

- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.

5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

5.4.3 Protection of user boot code (UBC)

If the user chooses to update the Flash program memory using a specific boot code to perform in application programming (IAP), this boot code needs to be protected against unwanted modification.

In the STM8A a memory area of up to 32 Kbyte can be protected from overwriting at user option level. Other than the standard write protection, the UBC protection can exclusively be modified via the debug interface, the user software cannot modify the UBC protection status.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and NUBC option bytes (see Section 9: Option bytes on page 44).




Figure 2. Flash memory organization of STM8AF6246/48/66/68

5.4.4 Read-out protection (ROP)

The STM8A provides a read-out protection of the code and data memory which can be activated by an option byte setting (see the ROP option byte in section 10).

The read-out protection prevents reading and writing Flash program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory.

The ROP circuit may provide a temporary access for debugging or failure analysis. The temporary read access is protected by a user defined, 8-byte keyword stored in the option bytes area. This keyword must be entered via the SWIM interface to temporarily unlock the device.

If desired, the temporary unlock mechanism can be permanently disabled by the user through OPT6/NOPT6 option bytes.

5.5 Clock controller

The clock controller distributes the system clock coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness.

5.5.1 Features

- Clock sources
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
- Reset: After reset the microcontroller restarts by default with an internal 2-MHz clock (16 MHz/8). The clock source and speed can be changed by the application program as soon as the code execution starts.
- Safe clock switching: Clock sources can be changed safely on the fly in Run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management**: To reduce power consumption, the clock controller can stop the clock to the core or individual peripherals.
- Wakeup: In case the device wakes up from low-power modes, the internal RC oscillator (16 MHz/8) is used for quick startup. After a stabilization time, the device switches to the clock source that was selected before Halt mode was entered.
- Clock security system (CSS): The CSS permits monitoring of external clock sources and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.
- Configurable main clock output (CCO): This feature permits to output a clock signal for use by the application.

5.5.2 16 MHz high-speed internal RC oscillator (HSI)

- Default clock after reset 2 MHz (16 MHz/8)
- Fast wakeup time

User trimming

The register CLK_HSITRIMR with three trimming bits plus one additional bit for the sign permits frequency tuning by the application program. The adjustment range covers all possible frequency variations versus supply voltage and temperature. This trimming does not change the initial production setting.

For reason of compatibility with other devices from the STM8A family, a special mode with only two trimming bits plus sign can be selected. This selection is controlled with the HSITRIM0 bit in the option byte registers OPT3 and NOPT3.

18/99 DocID14952 Rev 11

5.5.3 128 kHz low-speed internal RC oscillator (LSI)

The frequency of this clock is 128 kHz and it is independent from the main clock. It drives the independent watchdog or the AWU wakeup timer.

In systems which do not need independent clock sources for the watchdog counters, the 128 kHz signal can be used as the system clock. This configuration has to be enabled by setting an option byte (OPT3/OPT3N, bit LSI_EN).

5.5.4 16 MHz high-speed external crystal oscillator (HSE)

The external high-speed crystal oscillator can be selected to deliver the main clock in normal Run mode. It operates with quartz crystals and ceramic resonators.

- Frequency range: 1 MHz to 16 MHz
- Crystal oscillation mode: preferred fundamental
- I/Os: standard I/O pins multiplexed with OSCIN, OSCOUT

5.5.5 External clock input

An external clock signal can be applied to the OSCIN input pin of the crystal oscillator. The frequency range is 0 to 16 MHz.

5.5.6 Clock security system (CSS)

The clock security system protects against a system stall in case of an external crystal clock failure.

In case of a clock failure an interrupt is generated and the high-speed internal clock (HSI) is automatically selected with a frequency of 2 MHz (16 MHz/8).

Table 2. Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers

Bit	Periphera I clock	Bit	Peripheral clock	Bit	Peripheral clock	Bit	Peripheral clock
PCKEN17	TIM1	PCKEN13	LINUART	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	TIM3	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	TIM2	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM4	PCKEN10	I ² C	PCKEN24	Reserved	PCKEN20	Reserved

5.6 Low-power operating modes

For efficient power management, the application can be put in one of four different low power modes. Users can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- Wait mode
 - In this mode, the CPU is stopped but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active-halt mode with regulator on
 - In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in Active-halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active-halt mode with regulator off
 - This mode is the same as Active-halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode
 - CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

In all modes the CPU and peripherals remain permanently powered on, the system clock is applied only to selected modules. The RAM content is preserved and the brown-out reset circuit remains activated.

5.7 Timers

5.7.1 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications. The watchdog timer activity is controlled by the application program or option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application timing perfectly. The application software must refresh the counter before time-out and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

20/99 DocID14952 Rev 11

Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure. If the hardware watchdog feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of count.

5.7.2 Auto-wakeup counter

This counter is used to cyclically wakeup the device in Active-halt mode. It can be clocked by the internal 128 kHz internal low-frequency RC oscillator or external clock.

LSI clock can be internally connected to TIM3 input capture channel 1 for calibration.

5.7.3 Beeper

This function generates a rectangular signal in the range of 1, 2 or 4 kHz which can be output on a pin. This is useful when audible sounds without interference need to be generated for use in the application.

5.7.4 Advanced control and general purpose timers

STM8A devices described in this datasheet, contain up to three 16-bit advanced control and general purpose timers providing nine CAPCOM channels in total. A CAPCOM channel can be used either as input compare, output compare or PWM channel. These timers are named TIM1, TIM2 and TIM3.

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM1	16-bit	Up/down	1 to 65536	4	3	Yes	Yes	Yes	Yes
TIM2	16-bit	Up	2 ⁿ n = 0 to 15	3	None	No	No	No	No
TIM3	16-bit	Up	2 ⁿ n = 0 to 15	2	None	No	No	No	No

Table 3. Advanced control and general purpose timers

TIM1: Advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and bridge driver.

- 16-bit up, down and up/down AR (auto-reload) counter with 16-bit fractional prescaler.
- Four independent CAPCOM channels configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Trigger module which allows the interaction of TIM1 with other on-chip peripherals. In the present implementation it is possible to trigger the ADC upon a timer event.
- External trigger to change the timer behavior depending on external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Interrupt sources: 4 x input capture/output compare, 1 x overflow/update, 1 x break

TIM2 and TIM3: 16-bit general purpose timers

- 16-bit auto-reload up-counter
- 15-bit prescaler adjustable to fixed power of two ratios 1...32768
- Timers with three or two individually configurable CAPCOM channels
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

5.7.5 Basic timer

The typical usage of this timer (TIM4) is the generation of a clock tick.

Table 4. TIM4

Timer	Counter width	Counter type	Prescaler factor	Channels	Inverted outputs	Repetition counter	trigger unit	External trigger	Break input
TIM4	8-bit	Up	2 ⁿ n = 0 to 7	0	None	No	No	No	No

- 8-bit auto-reload, adjustable prescaler ratio to any power of two from 1 to 128
- Clock source: master clock
- Interrupt source: 1 x overflow/update

5.8 Analog-to-digital converter (ADC)

The STM8A products described in this datasheet contain a 10-bit successive approximation ADC with up to 16 multiplexed input channels, depending on the package.

The ADC name differs between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual (see *Table 5*).

Table 5. ADC naming

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)		
ADC	ADC1		

ADC features

- 10-bit resolution
- Single and continuous conversion modes
- Programmable prescaler: f_{MASTER} divided by 2 to 18
- Conversion trigger on timer events and external events
- Interrupt generation at end of conversion
- Selectable alignment of 10-bit data in 2 x 8 bit result register
- Shadow registers for data consistency
- ADC input range: V_{SSA} ≤ V_{IN} ≤ V_{DDA}
- Analog watchdog
- Schmitt-trigger on analog inputs can be disabled to reduce power consumption
- Scan mode (single and continuous)
- Dedicated result register for each conversion channel
- Buffer mode for continuous conversion

Note:

An additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL registers.

5.9 Communication interfaces

The following sections give a brief overview of the communication peripheral. Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual (see *Table* 6).

Table 6. Communication peripheral naming correspondence

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
LINUART	UART2

5.9.1 Serial peripheral interface (SPI)

The devices covered by this datasheet contain one SPI. The SPI is available on all the supported packages.

- Maximum speed: 10 Mbit/s or f_{MASTER}/2 both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave mode/master mode management by hardware or software for both master and slave
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- Hardware CRC feature for reliable communication:
 - CRC value can be transmitted as last byte in Tx mode
 - CRC error checking for last received byte

5.9.2 Inter integrated circuit (I²C) interface

The devices covered by this datasheet contain one I²C interface. The interface is available on all the supported packages.

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
 - Standard speed (up to 100 kHz),
 - Fast speed (up to 400 kHz)
- Status flags:
 - Transmitter/receiver mode flag
 - End-of-byte transmission flag
 - I²C busy flag
- Error flags:
 - Arbitration lost condition for master mode
 - Acknowledgment failure after address/data transmission
 - Detection of misplaced start or stop condition
 - Overrun/underrun if clock stretching is disabled

24/99 DocID14952 Rev 11

- Interrupt:
 - Successful address/data communication
 - Error condition
 - Wakeup from Halt
- Wakeup from Halt on address detection in slave mode

5.9.3 Universal asynchronous receiver/transmitter with LIN support (LINUART)

The devices covered by this datasheet contain one LINUART interface. The interface is available on all the supported packages. The LINUART is an asynchronous serial communication interface which supports extensive LIN functions tailored for LIN slave applications. In LIN mode it is compliant to the LIN standards rev 1.2 to rev 2.2.

Detailed feature list:

LIN mode

Master mode:

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

Slave mode:

- Autonomous header handling one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out