

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







STM8L051F3




Value Line, 8-bit ultralow power MCU, 8-KB Flash, 256-byte data EEPROM, RTC, timers, USART, I2C, SPI, ADC

Datasheet -production data

Features

- · Operating conditions
 - Operating power supply: 1.8 V to 3.6 V
 Temperature range: -40 °C to 85 °C
- Low power features
 - 5 low power modes: Wait, Low power run (5.1 μA), Low power wait (3 μA), Active-halt with RTC (1.3 μA), Halt (350 nA)
 - Ultra-low leakage per I/0: 50 nA
 - Fast wakeup from Halt: 5 μs
- Advanced STM8 core
 - Harvard architecture and 3-stage pipeline
 - Max freq: 16 MHz, 16 CISC MIPS peak
 - Up to 40 external interrupt sources
- Reset and supply management
 - Low power, ultra-safe BOR reset with 5 selectable thresholds
 - Ultra low power POR/PDR
 - Programmable voltage detector (PVD)
- Clock management
 - 32 kHz and 1 to 16 MHz crystal oscillators
 - Internal 16 MHz factory-trimmed RC
 - Internal 38 kHz low consumption RC
 - Clock security system
- Low power RTC
 - BCD calendar with alarm interrupt
 - Digital calibration with +/- 0.5 ppm accuracy
 - LSE security system
 - Auto-wakeup from Halt w/ periodic interrupt
- Memories
 - 8 Kbytes of Flash program memory and 256 bytes of data EEPROM with ECC
 - Flexible write and read protection modes
 - 1 Kbyte of RAM



- DMA
 - 4 channels supporting ADC, SPI, I2C, USART, timers
 - 1 channel for memory-to-memory
- 12-bit ADC up to 1 Msps/28 channels
 - Internal reference voltage
- Timers
 - Two 16-bit timers with 2 channels (used as IC, OC, PWM), quadrature encoder
 - One 8-bit timer with 7-bit prescaler
 - 2 watchdogs: 1 Window, 1 Independent
 - Beeper timer with 1, 2 or 4 kHz frequencies
- Communication interfaces
 - Synchronous serial interface (SPI)
 - Fast I²C 400 kHz SMBus and PMBus
 - USART
- Up to 18 I/Os, all mappable on interrupt vectors
- Development support
 - Fast on-chip programming and nonintrusive debugging with SWIM
 - Bootloader using USART

Contents STM8L051F3

Contents

1	Intro	duction	3
2	Desc	cription)
	2.1	Device overview	J
	2.2	Ultra low power continuum	1
3	Fund	ctional overview	2
	3.1	Low power modes	3
	3.2	Central processing unit STM814	4
		3.2.1 Advanced STM8 Core	4
		3.2.2 Interrupt controller	4
	3.3	Reset and supply management	5
		3.3.1 Power supply scheme	5
		3.3.2 Power supply supervisor	5
		3.3.3 Voltage regulator	5
	3.4	Clock management	3
	3.5	Low power real-time clock	3
	3.6	Memories	3
	3.7	DMA	3
	3.8	Analog-to-digital converter	3
	3.9	System configuration controller and routing interface	9
	3.10	Timers	9
		3.10.1 16-bit general purpose timers (TIM2, TIM3)	9
		3.10.2 8-bit basic timer (TIM4)	9
	3.11	Watchdog timers	9
		3.11.1 Window watchdog timer	C
		3.11.2 Independent watchdog timer	J
	3.12	Beeper 20	J
	3.13	Communication interfaces)
		3.13.1 SPI	O
		3.13.2 I ² C	O
		3.13.3 USART	1
	3.14	Infrared (IR) interface	1

STM8L051F3 Contents

	3.15	Develo	pment support	. 21
4	Pin d	lescripti	ion	. 23
	4.1	-	configuration options	
5	Mem	ory and	register map	. 26
	5.1	Memor	y mapping	. 26
	5.2	Registe	er map	. 27
6	Inter	rupt ved	ctor mapping	40
7	Optio	on bytes	s	42
8	Elect	rical pa	rameters	45
	8.1	Parame	eter conditions	45
		8.1.1	Minimum and maximum values	. 45
		8.1.2	Typical values	. 45
		8.1.3	Typical curves	. 45
		8.1.4	Loading capacitor	. 45
		8.1.5	Pin input voltage	. 46
	8.2	Absolu	te maximum ratings	46
	8.3	Operat	ing conditions	48
		8.3.1	General operating conditions	. 48
		8.3.2	Embedded reset and power control block characteristics	. 49
		8.3.3	Supply current characteristics	. 50
		8.3.4	Clock and timing characteristics	. 60
		8.3.5	Memory characteristics	. 65
		8.3.6	I/O current injection characteristics	. 65
		8.3.7	I/O port pin characteristics	. 66
		8.3.8	Communication interfaces	. 74
		8.3.9	Embedded reference voltage	. 79
		8.3.10	12-bit ADC1 characteristics	. 80
		8.3.11	EMC characteristics	. 86
9	Pack	age cha	aracteristics	. 88
	9.1	ECOPA	ACK	. 88
	9.2	Packag	ge mechanical data	89

Contents STM8L051F3

	9.3		20-lead thin shrink small package (TSSOP20)	
10	Devic	e orderi	ing information	}1
11	Revis	ion hist	ory) 2

STM8L051F3 List of tables

List of tables

Table 1.	Low density value line STM8L05xxx low power device features and peripheral counts	. 10
Table 2.	Timer feature comparison	. 19
Table 3.	Legend/abbreviation for <i>Table 4</i>	23
Table 4.	Low density value line STM8L05xxx pin description	24
Table 5.	Flash and RAM boundary addresses	. 27
Table 6.	I/O port hardware register map	. 27
Table 7.	General hardware register map	. 28
Table 8.	CPU/SWIM/debug module/interrupt controller registers	38
Table 9.	Interrupt mapping	40
Table 10.	Option byte addresses	42
Table 11.	Option byte description	43
Table 12.	Voltage characteristics	46
Table 13.	Current characteristics	47
Table 14.	Thermal characteristics	47
Table 15.	General operating conditions	48
Table 16.	Embedded reset and power control block characteristics	49
Table 17.	Total current consumption in Run mode	51
Table 18.	Total current consumption in Wait mode	53
Table 19.	Total current consumption and timing in Low power run mode at VDD = 1.8 V to	
	3.6 V	55
Table 20.	Total current consumption in Low power wait mode at VDD = 1.8 V to 3.6 V	56
Table 21.	Total current consumption and timing in Active-halt mode at VDD = 1.8 V to 3.6 V	57
Table 22.	Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal	57
Table 23.	Total current consumption and timing in Halt mode at VDD = 1.8 to 3.6 V	
Table 24.	Peripheral current consumption	59
Table 25.	Current consumption under external reset	59
Table 26.	HSE external clock characteristics	60
Table 27.	LSE external clock characteristics	60
Table 28.	HSE oscillator characteristics	
Table 29.	LSE oscillator characteristics	
Table 30.	HSI oscillator characteristics	
Table 31.	LSI oscillator characteristics	
Table 32.	RAM and hardware registers	
Table 33.	Flash program and data EEPROM memory	
Table 34.	I/O current injection susceptibility	
Table 35.	I/O static characteristics	
Table 36.	Output driving current (high sink ports)	
Table 37.	Output driving current (true open drain ports)	
Table 38.	Output driving current (PA0 with high sink LED driver capability)	
Table 39.	NRST pin characteristics	
Table 40.	SPI1 characteristics	
Table 41.	I2C characteristics	
Table 42.	Reference voltage characteristics	
Table 43.	ADC1 characteristics	
Table 44.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V	
Table 45.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	
Table 46.	ADC1 accuracy with VDDA = VREF ₊ = 1.8 V to 2.4 V	
Table 47.	R_{AIN} max for f_{ADC} = 16 MHz	84



List of tables STM8L051F3

Table 48.	EMS data	36
	EMI data	
Table 50.	ESD absolute maximum ratings	37
Table 51.	Electrical sensitivities	37
Table 52.	TSSOP20 20-lead thin shrink small package, mechanical data	39
Table 53.	Thermal characteristics	90
Table 54.	Document revision history	92

STM8L051F3 List of figures

List of figures

Figure 1.	Low density value line STM8L05xxx device block diagram	. 12
Figure 2.	Low density value line STM8L05xxx clock tree diagram	. 17
Figure 3.	STM8L051F3 20-pin TSSOP20 package pinout	
Figure 4.	Memory map	
Figure 5.	Pin loading conditions	
Figure 6.	Pin input voltage	
Figure 7.	POR/BOR thresholds	
Figure 8.	Typ. IDD(RUN) vs. VDD, fCPU = 16 MHz	
Figure 9.	Typ. IDD(Wait) vs. VDD, fCPU = 16 MHz 1)	
Figure 10.	Typ. IDD(LPR) vs. VDD (LSI clock source)	
Figure 11.	Typ. IDD(LPW) vs. VDD (LSI clock source)	
Figure 12.	HSE oscillator circuit diagram	
Figure 13.	LSE oscillator circuit diagram	
Figure 14.	Typical HSI frequency vs V _{DD}	
Figure 15.	Typical LSI frequency vs. VDD	
Figure 16.	Typical VIL and VIH vs VDD (high sink I/Os)	
Figure 17.	Typical VIL and VIH vs VDD (true open drain I/Os)	. 68
Figure 18.	Typical pull-up resistance R_{PU} vs V_{DD} with VIN=VSS	
Figure 19.	Typical pull-up current I _{pu} vs V _{DD} with VIN=VSS	
Figure 20.	Typ. VOL @ VDD = 3.0 V (high sink ports)	
Figure 21.	Typ. VOL @ VDD = 1.8 V (high sink ports)	
Figure 22.	Typ. VOL @ VDD = 3.0 V (true open drain ports)	
Figure 23.	Typ. VOL @ VDD = 1.8 V (true open drain ports)	
Figure 24.	Typ. VDD - VOH @ VDD = 3.0 V (high sink ports)	
Figure 25.	Typ. VDD - VOH @ VDD = 1.8 V (high sink ports)	
Figure 26.	Typical NRST pull-up resistance R_{PU} vs V_{DD}	
Figure 27.	Typical NRST pull-up current I _{pu} vs V _{DD}	
Figure 28.	Recommended NRST pin configuration	. 73
Figure 29.	SPI1 timing diagram - slave mode and CPHA=0	. 75
Figure 30.	SPI1 timing diagram - slave mode and CPHA=1(1)	. 75
Figure 31.	SPI1 timing diagram - master mode ⁽¹⁾	. 76
Figure 32.	Typical application with I2C bus and timing diagram 1)	. 78
Figure 33.	ADC1 accuracy characteristics	
Figure 34.	Typical connection diagram using the ADC	. 83
Figure 35.	Maximum dynamic current consumption on V _{REF+} supply pin during ADC	0.4
Cianus 00	conversion	
Figure 36.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	. გე
Figure 37.	Power supply and reference decoupling (VREF+ connected to VDDA)	. გე
Figure 38.	TSSOP20 20-lead thin shrink small package outline	
Figure 39.	TSSOP20 recommended footprint	
Figure 40.	Low density value line STM8L051F3 ordering information scheme	. 91



Introduction STM8L051F3

1 Introduction

This document describes the features, pinout, mechanical data and ordering information for the low density value line STM8L051F3 microcontroller with 8-Kbyte Flash memory density.

For further details on the whole STMicroelectronics low density family please refer to Section 2.2: Ultra low power continuum.

For detailed information on device operation and registers, refer to the reference manual (RM0031).

For information on to the Flash program memory and data EEPROM, refer to the programming manual (PM0054).

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).

For information on the STM8 core, refer to the STM8 CPU programming manual (PM0044).

Low density value line devices provide the following benefits:

- Integrated system
 - 8 Kbytes of low-density embedded Flash program memory
 - 256 bytes of data EEPROM
 - 1 Kbyte of RAM
 - Internal high-speed and low-power low speed RC
 - Embedded reset
- Ultra low power consumption
 - 1 μA in Active-halt mode
 - Clock gated system and optimized power management
 - Capability to execute from RAM for Low power wait mode and Low power run mode
- Advanced features
 - Up to 16 MIPS at 16 MHz CPU clock frequency
 - Direct memory access (DMA) for memory-to-memory or peripheral-to-memory access
- Short development cycles
 - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals
 - Wide choice of development tools

These features make the value line STM8L05xxx ultra low power microcontroller family suitable for a wide range of consumer and mass market applications.

Refer to *Table 1: Low density value line STM8L05xxx low power device features and peripheral counts* and *Section 3: Functional overview* for an overview of the complete range of peripherals proposed in this family.

Figure 1 shows the block diagram of the low density value line STM8L05xxx family.

STM8L051F3 Description

2 Description

The low density value line STM8L05xxx devices are members of the STM8L ultra low power 8-bit family.

The value line STM8L05xxx ultra low power family features an enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-Application debugging and ultra-fast Flash programming.

Low density value line STM8L05xxx microcontrollers feature embedded data EEPROM and low power, low-voltage, single-supply program Flash memory.

The devices incorporate an extensive range of enhanced I/Os and peripherals, a 12-bit ADC, a real-time clock, two 16-bit timers, one 8-bit timer, as well as standard communication interfaces such as an SPI, an I²C interface, and one USART.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

All value line STM8L ultra low power products are based on the same architecture with the same memory mapping and a coherent pinout.



Description STM8L051F3

2.1 Device overview

Table 1. Low density value line STM8L05xxx low power device features and peripheral counts

Featu	ires	STM8L051F3
Flash (Kbytes)	8
Data EEPRON	M (Bytes)	256
RAM (Kbytes))	1
Timers	Basic	1 (8-bit)
Tilliers	General purpose	2 (16-bit)
_	SPI	1
Communicati on interfaces	I2C	1
	USART	1
GPIOs		18 ⁽¹⁾
12-bit synchro (number of ch		1 (10)
Others		RTC, window watchdog, independent watchdog, 16-MHz and 32-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillator
CPU frequence	су	16 MHz
Operating volt	age	1.8 to 3.6 V
Operating tem	perature	−40 to +85 °C
Package		TSSOP20

The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

STM8L051F3 Description

2.2 Ultra low power continuum

The ultra low power value line STM8L05xxx and STM8L15xxx are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the STM8L family, the devices are part of STMicroelectronics microcontrollers ultra low power strategy which also includes STM8L101xx and STM32L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultra-low leakage process.

Note: 1 The STM8L05xxx are pin-to-pin compatible with STM8L101xx devices.

2 The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15x documentation for more information on these devices.

Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM® 32-bit Cortex®-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra low power performance to range from 5 up to 33.3 DMIPs.

Shared peripherals

STM8L05xx, STM8L15xx and STM32L15xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripheral: ADC1
- Digital peripherals: RTC and some communication interfaces

Common system strategy

To offer flexibility and optimize performance, the STM8L and STM32L devices use a common architecture:

- Same power supply range from 1.8 to 3.6 V
- Architecture optimized to reach ultra low consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy for both STM8L and STM32L including power-on reset, power-down reset, brownout reset and programmable voltage detector.

Features

ST ultra low power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbytes

Functional overview STM8L051F3

3 **Functional overview**

@V_{DD} OSC_IN, 1-16 MHz oscillator OSC_OUT V_{DD} =1.8 V to 3.6 V V_{DD18}◀ Power 16 MHz internal RC Clock ۷ss VOLT. REG. OSC32_IN, controller 32 kHz oscillator and CSS Clocks OSC32_OUT to core and 38 kHz internal RC peripherals NRST RESET Interrupt controller POR/PDR STM8 Core Debug module SWIM (SWIM) PVD PVD_IN 2 channels 16-bit Timer 2⁽² 8-Kbyte 16-bit Timer 3 2 channels 8-bit Timer 4⁽²⁾ and data buses 256-byte Data EEPROM IR_TIM Infrared interface 1-Kbyte RAM DMA1 (4 channels) PA[7:0] SCL, SDA, SMB control Port A I²C1 PB[7:0] SPI1_MOSI, SPI1_MISO, Port B SPI1 SPI1_SCK, SPI1_NSS Address PC[7:0] Port C PD[7:0] USART1_RX, USART1_TX, USART1_CK Port D USART1 V_{DDA}, V_{SSA} @V_{DDA}/V_{SSA} ADC1_INx 12-bit ADC1 V_{DDREF} BEEP ${\rm v}_{\rm SSREF}$ Beeper ALARM, CALIB, RTC TAMP1/2/3 IWDG Internal reference VREFINT out voltage (38 kHz clock) MS30321V1

Figure 1. Low density value line STM8L05xxx device block diagram

Legend:
ADC: Analog-to-digital converter
BOR: Brownout reset
DMA: Direct memory access
I²C: Inter-integrated circuit multimaster interface
IWDG: Independent watchdog
POR/PDR: Power-on reset / power-down reset

RTC: Real-time clock
SPI: Serial peripheral interface
SWIM: Single wire interface module
USART: Universal synchronous asynchronous receiver transmitter
WWDG: Window watchdog

STM8L051F3 Functional overview

3.1 Low power modes

mode.

The low density value line STM8L05xxx devices support five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Wait mode: The CPU clock is stopped, but selected peripherals keep running. An internal or external interrupt or a Reset can be used to exit the microcontroller from Wait mode (WFE or WFI mode).
- Low power run mode: The CPU and the selected peripherals are running. Execution is done from RAM with a low speed oscillator (LSI or LSE). Flash memory and data EEPROM are stopped and the voltage regulator is configured in ultra low power mode. The microcontroller enters Low power run mode by software and can exit from this mode by software or by a reset.
 - All interrupts must be masked. They cannot be used to exit the microcontroller from this mode.
- Low power wait mode: This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1) and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode.

 All interrupts must be masked. They cannot be used to exit the microcontroller from this
- **Active-halt mode**: CPU and peripheral clocks are stopped, except RTC. The wakeup can be triggered by RTC interrupts, external interrupts or reset.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The RAM content is preserved. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 5 µs.

Functional overview STM8L051F3

3.2 Central processing unit STM8

3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64-Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

3.2.2 Interrupt controller

The low density value line STM8L05xxx features a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 17 external interrupt sources on 11 vectors
- Trap and reset interrupts

14/93 DocID023465 Rev 2

STM8L051F3 Functional overview

3.3 Reset and supply management

3.3.1 Power supply scheme

The device requires a 1.8 V to 3.6 V operating supply voltage (V_{DD}). The external power supply pins must be connected as follows:

- V_{SS1} ; V_{DD1} = 1.8 to 3.6 V: external power supply for I/Os and for the internal regulator. Provided externally through V_{DD1} pins, the corresponding ground pin is V_{SS1} .
- V_{SSA}; V_{DDA} = 1.8 to 3.6 V: external power supplies for analog peripherals. V_{DDA} and V_{SSA} must be connected to V_{DD1} and V_{SS1}, respectively.
- V_{SS2}; V_{DD2} = 1.8 to 3.6 V: external power supplies for I/Os. V_{DD2} and V_{SS2} must be connected to V_{DD1} and V_{SS1}, respectively.
- V_{REF+}, V_{REF-} (for ADC1): external reference voltage for ADC1. Must be provided externally through V_{REF+} and V_{REF-} pin.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. When the microcontroller operates between 1.8 and 3.6 V, BOR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains in reset state when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The low density value line STM8L05xxx embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes.
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes.

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

Functional overview STM8L051F3

3.4 Clock management

The clock controller distributes the system clock (SYSCLK) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- Clock prescaler: to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock sources: four different clock sources can be used to drive the system clock:
 - 1-16 MHz High speed external crystal (HSE)
 - 16 MHz High speed internal RC oscillator (HSI)
 - 32.768 Low speed external crystal (LSE)
 - 38 kHz Low speed internal RC (LSI)
- RTC clock sources: the above four sources can be chosen to clock the RTC whatever the system clock.
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If a HSE clock failure occurs, it is automatically switched to HSI.
- Configurable main clock output (CCO): This outputs an external clock for use by the application.

57

STM8L051F3 Functional overview




Figure 2. Low density value line STM8L05xxx clock tree diagram

The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to Section HSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

The LSE clock source can be either an external crystal/ceramic resonator or a external source (LSE bypass). Refer to Section LSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

Functional overview STM8L051F3

3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.

Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61 μs) is from min. 122 μs to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours
- Periodic alarms based on the calendar can also be generated from every second to every year

3.6 Memories

The low density value line STM8L05xxx devices have the following main features:

- Up to 1 Kbyte of RAM
- The non-volatile memory is divided into three arrays:
 - 8 Kbytes of low-density embedded Flash program memory
 - 256 bytes of Data EEPROM
 - Option bytes

The EEPROM embeds the error correction code (ECC) feature.

The option byte protects part of the Flash program memory from write and readout piracy.

3.7 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, I2C1, SPI1, USART1, and the three timers.

3.8 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 10 channels (including 1 fast channel) and internal reference voltage
- Conversion time down to 1 µs with f_{SYSCLK}= 16 MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog
- Triggered by timer

Note: ADC1 can be served by DMA1.

577

STM8L051F3 Functional overview

3.9 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped.

The highly flexible routing interface controls the routing of internal analog signals to ADC1 and the internal reference voltage V_{REFINT} .

3.10 Timers

Low density value line STM8L05xxx devices contain two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

Table 2 compares the features of the advanced control, general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	up/down	Any power of 2		2	
TIM3	10-011	up/down	from 1 to 128	Yes	2	None
TIM4	8-bit	up	Any power of 2 from 1 to 32768	- 30	0	115116

Table 2. Timer feature comparison

3.10.1 16-bit general purpose timers (TIM2, TIM3)

- 16-bit autoreload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- 2 individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

3.10.2 8-bit basic timer (TIM4)

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow.

3.11 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Functional overview STM8L051F3

3.11.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

3.11.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.

3.12 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

3.13 Communication interfaces

3.13.1 SPI

The serial peripheral interfaces (SPI1) provide half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s (f_{SYSCLK}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: SPI1 can be served by the DMA1 Controller.

3.13.2 I²C

The I²C bus interface (I2C1) provides multi-master capability, and controls all I²C bus-specific sequencing, protocol, arbitration and timing.

- Master, slave and multi-master capability
- Standard mode up to 100 kHz and fast speed modes up to 400 kHz
- 7-bit and 10-bit addressing modes
- SMBus 2.0 and PMBus support
- Hardware CRC calculation

Note: I^2C1 can be served by the DMA1 Controller.

STM8L051F3 Functional overview

3.13.3 USART

The USART interface (USART1) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: USART1 can be served by the DMA1 Controller.

3.14 Infrared (IR) interface

The low density STM8L05xxx devices contain an infrared interface which can be used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.

3.15 Development support

Development tools

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The Single wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.


The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

Functional overview STM8L051F3

Bootloader

The low density value line STM8L05xxx ultra low power devices feature a built-in bootloader (see *UM0560: STM8 bootloader user manual*).

The bootloader is used to download application software into the device memories, including RAM, program and data memory, using standard serial interfaces. It is a complementary solution to programming via the SWIM debugging interface.



STM8L051F3 Pin description

4 Pin description

Figure 3. STM8L051F3 20-pin TSSOP20 package pinout




Table 3. Legend/abbreviation for Table 4

Туре	I= input, O = output, S = power supply						
Level	Output	HS = high sink/source (20 mA)					
Level	Input	FT - five volt tolerant					
Port and control	Input	float = floating, wpu = weak pull-up					
configuration	Output T = true open drain, OD = open drain, PP = push pull						
Bold X (pin state after reset release). Reset state Unless otherwise specified, the pin state is the same during the reset ph (i.e. "under reset") and after internal reset release (i.e. at reset state).							

Pin description STM8L051F3

Table 4. Low density value line STM8L05xxx pin description

				Value IIIIe			SINOLUS			 	
pin n°				Input			Output				
TSSOP20	Pin name	Туре	level O/I	floating	wpu	Ext. interrupt	High sink/source	ОО	PP	Main function (after reset)	Default alternate function
4	NRST/PA1 ⁽¹⁾	I/O			X		HS		Χ	Reset	PA1
5	PA2/OSC_IN/[USART_TX] ⁽²⁾ / [SPI_MISO] ⁽²⁾	I/O		Х	Х	Х	HS	Х	Х	Port A2	HSE oscillator input / [USART transmit] / [SPI master in- slave out]
6	PA3/OSC_OUT/[USART_RX] ⁽²⁾ /[SPI_MOSI] ⁽²⁾	I/O		X	Х	Х	HS	Х	Х	Port A3	HSE oscillator output / [USART receive]/ [SPI master out/slave in]/
10	PB0 ⁽³⁾ /TIM2_CH1/ADC1_IN18	I/O		X	Х	Х	HS	Х	X	Port B0	Timer 2 - channel 1 / ADC1_IN18
11	PB1/TIM3_CH1/ADC1_IN17	I/O		X	X	Х	HS	Х	Х	Port B1	Timer 3 - channel 1 / ADC1_IN17
12	PB2/ TIM2_CH2/ ADC1_IN16	I/O		X	Χ	Х	HS	Х	Х	Port B2	Timer 2 - channel 2 ADC1_IN16
13	PB3/TIM2_ETR/ ADC1_IN15/RTC_ALARM	I/O		X	X	X	HS	Х	Х	Port B3	Timer 2 - external trigger / ADC1_IN15 / RTC_ALARM
14	PB4 ⁽³⁾ /SPI1_NSS/ADC1_IN14	I/O		X	X	X	HS	X	Х	Port B4	SPI master/slave select / ADC1_IN14
15	PB5/SPI_SCK/ /ADC1_IN13	I/O		X	X	X	HS	X	Х	Port B5	[SPI clock] / ADC1_IN13
16	PB6/SPI1_MOSI/ ADC1_IN12	I/O		X	X	Х	HS	X	Х	Port B6	SPI master out/ slave in / ADC1_IN12
17	PB7/SPI1_MISO/ADC1_IN11	I/O		X	X	X	HS	X	Х	Port B7	SPI1 master in- slave out/ ADC1_IN11
18	PC0/I2C_SDA	I/O	FT	Х		Х		T ⁽⁴⁾		Port C0	I2C data
19	PC1/I2C_SCL	I/O	FT	X		Х		T ⁽³⁾		Port C1	I2C clock
20	PC4/USART_CK]/ I2C_SMB/CCO/ADC1_IN4	I/O		X	X	Х	HS	Х	Х	Port C4	USART synchronous clock / I2C1_SMB / Configurable clock output / ADC1_IN4
1	PC5/OSC32_IN /[SPI1_NSS] ⁽²⁾ / [USART_TX]/TIM2_CH1	I/O		X	Х	Х	HS	X	Х	Port C5	LSE oscillator input / [SPI master/slave select] / [USART transmit]/Timer 2 -channel 1



STM8L051F3 Pin description

Table 4. Low density value line STM8L05xxx pin description (continued)

		, .									iption (continued)
pin n°				I	npu	t	Output				
TSSOP20	Pin name	Туре	I/O level	floating	ndw	Ext. interrupt	High sink/source	OD	dЬ	Main function (after reset)	Default alternate function
2	PC6/OSC32_OUT/[SPI_SCK] ⁽²⁾ /[USART_RX]/TIM2_CH2	I/O		X	Х	Х	HS	X	Х	Port C6	LSE oscillator output / [SPI clock] / [USART receive]/ Timer 2 -channel 2
9	PD0/TIM3_CH2/ <i>[ADC1_TRIG]</i> ⁽²)/ADC1_IN22	I/O		X	X	Χ	HS	X	X	Port D0	Timer 3 - channel 2 / [ADC1_Trigger] / ADC1_IN22
8	3 V _{DD} / V _{DDA} / V _{REF+}										upply voltage / ositive voltage reference
7	V _{SS} / V _{REF-} / V _{SSA}									Ground voltage / ADC1 negative voltage reference / Analog ground voltage	
3	PA0 ⁽⁵⁾ /[USART_CKJ ⁽²⁾ / SWIM/BEEP/IR_TIM ⁽⁶⁾	I/O		X	X	Х	HS (6)	X	Х	Port A0	[USART1 synchronous clock] ⁽²⁾ / SWIM input and output / Beep output / Infrared Timer output

At power-up, the PA1/NRST pin is a reset input pin with pull-up. To be used as a general purpose pin (PA1), it can be configured only as output open-drain or push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1 pin as general purpose output in the STM8L15xxx and STM8L16xxx reference manual (RM0031).

- 3. A pull-up is applied to PB0 and PB4 during the reset phase. These two pins are input floating after reset release.
- In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer and protection diode to V_{DD} are not implemented).
- 5. The PA0 pin is in input pull-up during the reset phase and after reset release.
- 6. High Sink LED driver capability available on PA0.

Note: The slope control of all GPIO pins, except true open drain pins, can be programmed. By default, the slope control is limited to 2 MHz.

4.1 System configuration options

As shown in *Table 4: Low density value line STM8L05xxx pin description*, some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the "Routing interface (RI) and system configuration controller" section in the STM8L15xx and STM8L16xx reference manual (RM0031).

^{2. []} Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).