

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM8L151x4, STM8L151x6, STM8L152x4, STM8L152x6

8-bit ultra-low-power MCU, up to 32 KB Flash, 1 KB Data EEPROM, RTC, LCD, timers, USART, I2C, SPI, ADC, DAC, comparators

Datasheet - production data

Features

- · Operating conditions
 - Operating power supply range 1.8 V to 3.6 V (down to 1.65 V at power down)
 - Temp. range: 40 °C to 85, 105 or 125 °C
- Low power features
 - 5 low power modes: Wait, Low power run (5.1 $\mu A)$, Low power wait (3 $\mu A)$, Active-halt with full RTC (1.3 $\mu A)$, Halt (350 nA)
 - Consumption: 195 μA/MHz + 440 μA
 - Ultra-low leakage per I/0: 50 nA
 - Fast wakeup from Halt: 4.7 µs
- Advanced STM8 core
 - Harvard architecture and 3-stage pipeline
 - Max freq. 16 MHz, 16 CISC MIPS peak
 - Up to 40 external interrupt sources
- · Reset and supply management
 - Low power, ultra-safe BOR reset with 5 selectable thresholds
 - Ultra-low-power POR/PDR
 - Programmable voltage detector (PVD)
- Clock management
 - 1 to 16 MHz crystal oscillator
 - 32 kHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC
 - Internal 38 kHz low consumption RC
 - Clock security system
- Low power RTC
 - BCD calendar with alarm interrupt
 - Auto-wakeup from Halt w/ periodic interrupt
- LCD: up to 4x28 segments w/ step-up converter
- Memories
 - Up to 32 KB of Flash program memory and 1 Kbyte of data EEPROM with ECC, RWW
 - Flexible write and read protection modes
 - Up to 2 Kbyte of RAM
- DMA
 - 4 channels; supported peripherals: ADC, DAC, SPI, I2C, USART, timers
 - 1 channel for memory-to-memory



- 12-bit DAC with output buffer
- 12-bit ADC up to 1 Msps/25 channels
 - T. sensor and internal reference voltage
- 2 ultra-low-power comparators
 - 1 with fixed threshold and 1 rail to rail
 - Wakeup capability
- Timers
 - Two 16-bit timers with 2 channels (used as IC, OC, PWM), quadrature encoder
 - One 16-bit advanced control timer with 3 channels, supporting motor control
 - One 8-bit timer with 7-bit prescaler
 - 2 watchdogs: 1 Window, 1 Independent
 - Beeper timer with 1, 2 or 4 kHz frequencies
- · Communication interfaces
 - Synchronous serial interface (SPI)
 - Fast I2C 400 kHz SMBus and PMBus
 - USART (ISO 7816 interface and IrDA)
- Up to 41 I/Os, all mappable on interrupt vectors
- Up to 16 capacitive sensing channels supporting touchkey, proximity, linear touch and rotary touch sensors
- Development support
 - Fast on-chip programming and non intrusive debugging with SWIM
 - Bootloader using USART
- 96-bit unique ID

Table 1. Device summary

Reference	Part number			
STM8L151xx (without LCD)	STM8L151C4, STM8L151C6, STM8L151K4, STM8L151K6, STM8L151G4, STM8L151G6			
STM8L152xx (with LCD)	STM8L152C4, STM8L152C6, STM8L152K4, STM8L152K6			

Contents

1	Intro	uction	9
2	Desc	iption	11
	2.1	Device overview	12
	2.2	Ultra-low-power continuum	13
3	Func	onal overview	14
	3.1	Low-power modes	15
	3.2	Central processing unit STM8	16
		3.2.1 Advanced STM8 Core	16
		3.2.2 Interrupt controller	16
	3.3	Reset and supply management	17
		3.3.1 Power supply scheme	17
		3.3.2 Power supply supervisor	17
		3.3.3 Voltage regulator	17
	3.4	Clock management	18
	3.5	Low power real-time clock	19
	3.6	LCD (Liquid crystal display)	20
	3.7	Memories	20
	3.8	DMA	20
	3.9	Analog-to-digital converter	20
	3.10	Digital-to-analog converter (DAC)	
	3.11	Ultra-low-power comparators	
	3.12	System configuration controller and routing interface	
	3.13	Touch sensing	
	3.14	Timers	
	0.11	3.14.1 TIM1 - 16-bit advanced control timer	
		3.14.2 16-bit general purpose timers	
		3.14.3 8-bit basic timer	
	3.15	Watchdog timers	
		3.15.1 Window watchdog timer	
		3.15.2 Independent watchdog timer	



	3.16	Веере	r	23
	3.17	Comm	nunication interfaces	. 24
		3.17.1	SPI	24
		3.17.2	I ² C	24
		3.17.3	USART	24
	3.18	Infrare	ed (IR) interface	24
	3.19	Develo	opment support	25
4	Pino	ut and լ	pin description	. 26
	4.1	Systen	m configuration options	37
5	Mem	ory and	d register map	. 38
	5.1	Memoi	ry mapping	38
	5.2	Regist	er map	39
6	Inter	rupt ve	ctor mapping	. 57
7	Optio	on byte	s	. 59
8	Uniq	ue ID .		. 62
9	Elect	trical pa	arameters	. 63
	9.1	Param	neter conditions	63
		9.1.1	Minimum and maximum values	63
		0.1.1		00
		9.1.2	Typical values	
		_	Typical values Typical curves	63
		9.1.2	•	63
		9.1.2 9.1.3	Typical curves	63 63
	9.2	9.1.2 9.1.3 9.1.4 9.1.5	Typical curves	63 63 64
	9.2 9.3	9.1.2 9.1.3 9.1.4 9.1.5 Absolu	Typical curves Loading capacitor Pin input voltage	63 63 64 64
		9.1.2 9.1.3 9.1.4 9.1.5 Absolu	Typical curves Loading capacitor Pin input voltage ute maximum ratings	63 63 64 64
		9.1.2 9.1.3 9.1.4 9.1.5 Absolu	Typical curves Loading capacitor Pin input voltage ute maximum ratings ting conditions	63 63 64 64 66
		9.1.2 9.1.3 9.1.4 9.1.5 Absolu Operat 9.3.1	Typical curves Loading capacitor Pin input voltage ute maximum ratings ting conditions General operating conditions	63 63 64 64 66 66
		9.1.2 9.1.3 9.1.4 9.1.5 Absolution Operation 9.3.1 9.3.2	Typical curves Loading capacitor Pin input voltage ute maximum ratings ting conditions General operating conditions Embedded reset and power control block characteristics	63 63 64 64 66 66 67
		9.1.2 9.1.3 9.1.4 9.1.5 Absolu Operat 9.3.1 9.3.2 9.3.3	Typical curves Loading capacitor Pin input voltage ute maximum ratings ting conditions General operating conditions Embedded reset and power control block characteristics Supply current characteristics	63 63 64 64 66 66 67 68
		9.1.2 9.1.3 9.1.4 9.1.5 Absolu Operat 9.3.1 9.3.2 9.3.3 9.3.4	Typical curves Loading capacitor Pin input voltage ute maximum ratings ting conditions General operating conditions Embedded reset and power control block characteristics Supply current characteristics Clock and timing characteristics	63 63 64 64 66 67 68 82
		9.1.2 9.1.3 9.1.4 9.1.5 Absolution Operation 9.3.1 9.3.2 9.3.3 9.3.4 9.3.5	Typical curves Loading capacitor Pin input voltage ute maximum ratings ting conditions General operating conditions Embedded reset and power control block characteristics Supply current characteristics Clock and timing characteristics Memory characteristics	63 63 64 64 66 66 68 82 88

		9.3.8	Communication interfaces	
		9.3.9	LCD controller (STM8L152xx only)	102
		9.3.10	Embedded reference voltage	103
		9.3.11	Temperature sensor	104
		9.3.12	Comparator characteristics	104
		9.3.13	12-bit DAC characteristics	106
		9.3.14	12-bit ADC1 characteristics	108
		9.3.15	EMC characteristics	114
10	Pack	age info	ormation	116
	10.1	ECOPA	ACK	
	10.2	LQFP4	8 package information	
	10.3	UFQFF	PN48 package information	120
	10.4	LQFP3	2 package information	123
	10.5	UFQFF	PN32 package information	126
	10.6	UFQFF	PN28 package information	129
	10.7	WLCSI	P28 package information	132
	10.8	Therma	al characteristics	135
11	Part	number	ring	136
12	Revis	sion his	story	137



List of tables

Table 1.	Device summary	1
Table 2.	Medium-density STM8L151x4/6 and STM8L152x4/6 low-power device features and peripheral counts	
Table 3.	Timer feature comparison	
Table 4.	Legend/abbreviation for table 5	
Table 5.	Medium-density STM8L151x4/6, STM8L152x4/6 pin description.	
Table 6.	Flash and RAM boundary addresses	
Table 7.	Factory conversion registers	
Table 8.	I/O port hardware register map.	
Table 9.	General hardware register map	
Table 10.	CPU/SWIM/debug module/interrupt controller registers	
Table 11.	Interrupt mapping	
Table 12.	Option byte addresses	
Table 13.	Option byte description	
Table 14.	Unique ID registers (96 bits)	
Table 15.	Voltage characteristics	
Table 16.	Current characteristics	
Table 17.	Thermal characteristics.	
Table 18.	General operating conditions	
Table 19.	Embedded reset and power control block characteristics.	
Table 20.	Total current consumption in Run mode	
Table 21.	Total current consumption in Wait mode	
Table 22.	Total current consumption and timing in Low power run mode at VDD = 1.65 V to 3.6 V	
Table 23.	Total current consumption in Low power wait mode at VDD = 1.65 V to 3.6 V	
Table 23.	Total current consumption and timing in Active-halt mode at VDD = 1.65 V to 3.6 V	
Table 24.	Typical current consumption in Active-halt mode, RTC clocked by LSE external crystal.	
Table 25.	Total current consumption and timing in Halt mode at VDD = 1.65 to 3.6 V	
Table 20.	Peripheral current consumption	
Table 27.	Current consumption under external reset	
Table 20.	HSE external clock characteristics	
Table 29.	LSE external clock characteristics	
Table 30.	HSE oscillator characteristics	
Table 31.	LSE oscillator characteristics	
Table 32.	HSI oscillator characteristics	
Table 33.	LSI oscillator characteristics	
Table 34.	RAM and hardware registers	
Table 35.	Flash program and data EEPROM memory	
Table 30.	I/O current injection susceptibility	
Table 37.	I/O static characteristics	
Table 30.	Output driving current (high sink ports).	
Table 39.	Output driving current (frue open drain ports).	
Table 41.	Output driving current (rude open drain ports)	
Table 41.	NRST pin characteristics	
Table 42.	SPI1 characteristics	
Table 43.	I2C characteristics	
Table 44.	LCD characteristics	
Table 45.	Reference voltage characteristics	
. 3515 70.	- Notoronoo tollago ollaraolollolloo	



List of tables

Table 47.	TS characteristics	104
Table 48.	Comparator 1 characteristics	104
Table 49.	Comparator 2 characteristics	105
Table 50.	DAC characteristics	106
Table 51.	DAC accuracy	107
Table 52.	DAC output on PB4-PB5-PB6	
Table 53.	ADC1 characteristics	108
Table 54.	ADC1 accuracy with VDDA = 3.3 V to 2.5 V	110
Table 55.	ADC1 accuracy with VDDA = 2.4 V to 3.6 V	
Table 56.	ADC1 accuracy with VDDA = VREF+ = 1.8 V to 2.4 V	110
Table 57.	R_{AIN} max for f_{ADC} = 16 MHz	
Table 58.	EMS data	114
Table 59.	EMI data	115
Table 60.	ESD absolute maximum ratings	115
Table 61.	Electrical sensitivities	115
Table 62.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	117
Table 63.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	121
Table 64.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	124
Table 65.	UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
	package mechanical data	127
Table 66.	UFQFPN28 - 28-lead, 4 x 4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	129
Table 67.	WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale	
	package mechanical data	133
Table 68.	Thermal characteristics	135
Table 69	Document revision history	137



List of figures

Figure 1.	Medium-density STM8L151x4/6 and STM8L152x4/6 device block diagram	14
Figure 2.	Medium-density STM8L151x4/6 and STM8L152x4/6 clock tree diagram	
Figure 3.	STM8L151C4, STM8L151C6 48-pin pinout (without LCD)	26
Figure 4.	STM8L151K4, STM8L151K6 32-pin package pinout (without LCD)	26
Figure 5.	STM8L151Gx UFQFPN28 package pinout	26
Figure 6.	STM8L151G4, STM8L151G6 WLCSP28 package pinout	27
Figure 7.	STM8L152C4, STM8L152C6 48-pin pinout (with LCD)	
Figure 8.	STM8L152K4, STM8L152K6 32-pin package pinout (with LCD)	
Figure 9.	Memory map	
Figure 10.	Pin loading conditions	
Figure 11.	Pin input voltage	
Figure 12.	POR/BOR thresholds	
Figure 13.	Typ. IDD(RUN) vs. VDD, fCPU = 16 MHz	
Figure 14.	Typ. IDD(Wait) vs. VDD, fCPU = 16 MHz 1)	
Figure 15.	Typ. IDD(LPR) vs. VDD (LSI clock source)	
Figure 16.	Typ. IDD(LPW) vs. VDD (LSI clock source)	
Figure 17.	HSE oscillator circuit diagram	
Figure 18.	LSE oscillator circuit diagram	
Figure 19.	Typical HSI frequency vs V _{DD}	
Figure 20.	Typical LSI frequency vs. VDD	
Figure 21.	Typical VIL and VIH vs VDD (high sink I/Os)	
Figure 22.	Typical VIL and VIH vs VDD (true open drain I/Os)	
Figure 23.	Typical pull-up resistance R _{PU} vs V _{DD} with VIN=VSS	
Figure 24.	Typical pull-up current I _{pu} vs V _{DD} with VIN=VSS	
Figure 25.	Typ. VOL @ VDD = 3.0 V (high sink ports)	
Figure 26.	Typ. VOL @ VDD = 1.8 V (high sink ports)	
Figure 27.	Typ. VOL @ VDD = 3.0 V (true open drain ports)	
Figure 28.	Typ. VOL @ VDD = 1.8 V (true open drain ports)	
Figure 29.	Typ. VDD - VOH @ VDD = 3.0 V (high sink ports)	
Figure 30.	Typ. VDD - VOH @ VDD = 1.8 V (high sink ports)	
Figure 31.	Typical NRST pull-up resistance R _{PU} vs V _{DD}	
Figure 32.	Typical NRST pull-up current I _{pu} vs V _{DD}	
Figure 33.	Recommended NRST pin configuration	
Figure 34.	SPI1 timing diagram - slave mode and CPHA=0	
Figure 35.	SPI1 timing diagram - slave mode and CPHA=1 ⁽¹⁾	
Figure 36.	SPI1 timing diagram - master mode ⁽¹⁾	99
Figure 37.	Typical application with I2C bus and timing diagram 1)	
Figure 38.	ADC1 accuracy characteristics	
Figure 39.	Typical connection diagram using the ADC	111
Figure 40.	Maximum dynamic current consumption on V _{REE+} supply pin during ADC	
Ü	conversion	112
Figure 41.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	113
Figure 42.	Power supply and reference decoupling (VREF+ connected to VDDA)	
Figure 43.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 44.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
J	recommended footprint	118
Figure 45.	LQFP48 marking example (package top view)	119
Figure 46.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch guad flat	



	package outline	120
Figure 47.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
_	package recommended footprint	121
Figure 48.	UFQFPN48 marking example (package top view)	
Figure 49.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	123
Figure 50.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package	
_	recommended footprint	125
Figure 51.	LQFP32 marking example (package top view)	
Figure 52.	UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
_	package outline	126
Figure 53.	UFQFPN32 - 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	
_	package recommended footprint	127
Figure 54.	UFQFPN32 marking example (package top view)	
Figure 55.	UFQFPN28 - 28-lead, 4 x 4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
_	package outline	129
Figure 56.	UFQFPN28 - 28-lead, 4 x 4 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
_	package recommended footprint	130
Figure 57.	UFQFPN28 marking example (package top view)	
Figure 58.	WLCSP28 - 28-pin, 1.703 x 2.841 mm, 0.4 mm pitch wafer level chip scale	
_	package outline	132
Figure 59.	WLCSP28 marking example (package top view)	
Figure 60.	Medium-density STM8L15x ordering information scheme	



1 Introduction

This document describes the features, pinout, mechanical data and ordering information of the medium-density STM8L151x4/6 and STM8L152x4/6 devices (STM8L151Cx/Kx/Gx, STM8L152Cx/Kx microcontrollers with a 16-Kbyte or 32-Kbyte Flash memory density). These devices are referred to as medium-density devices in the STM8L15x and STM8L16x reference manual (RM0031) and in the STM8L Flash programming manual (PM0054).

For more details on the whole STMicroelectronics ultra-low-power family please refer to Section 2.2: Ultra-low-power continuum on page 13.

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470). For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

The medium-density devices provide the following benefits:

- Integrated system
 - Up to 32 Kbyte of medium-density embedded Flash program memory
 - 1 Kbyte of data EEPROM
 - Internal high speed and low-power low speed RC
 - Embedded reset
- Ultra-low power consumption
 - 195 μ A/MHz + 440 μ A (consumption)
 - 0.9 µA with LSI in Active-halt mode
 - Clock gated system and optimized power management
 - Capability to execute from RAM for Low power wait mode and Low power run mode
- Advanced features
 - Up to 16 MIPS at 16 MHz CPU clock frequency
 - Direct memory access (DMA) for memory-to-memory or peripheral-to-memory access
- Short development cycles
 - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals
 - Wide choice of development tools

All devices offer 12-bit ADC, DAC, two comparators, Real-time clock three 16-bit timers, one 8-bit timer as well as standard communication interface such as SPI, I2C and USART. A 4x28-segment LCD is available on the medium-density STM8L152xx line. *Table 2: Medium-density STM8L151x4/6 and STM8L152x4/6 low-power device features and peripheral counts* and *Section 3: Functional overview* give an overview of the complete range of peripherals proposed in this family.

Figure 1 on page 14 shows the general block diagram of the device family.

The medium-density STM8L15x microcontroller family is suitable for a wide range of applications:

- Medical and hand-held equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors

10/142 DocID15962 Rev 15

2 Description

The medium-density STM8L151x4/6 and STM8L152x4/6 devices are members of the STM8L ultra-low-power 8-bit family. The medium-density STM8L15x family operates from 1.8 V to 3.6 V (down to 1.65 V at power down) and is available in the -40 to +85 °C and -40 to +125 °C temperature ranges.

The medium-density STM8L15x ultra-low-power family features the enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-Application debugging and ultra-fast Flash programming.

All medium-density STM8L15x microcontrollers feature embedded data EEPROM and low-power, low-voltage, single-supply program Flash memory.

They incorporate an extensive range of enhanced I/Os and peripherals.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

Six different packages are proposed from 28 to 48 pins. Depending on the device chosen, different sets of peripherals are included.

All STM8L ultra-low-power products are based on the same architecture with the same memory mapping and a coherent pinout.



2.1 Device overview

Table 2. Medium-density STM8L151x4/6 and STM8L152x4/6 low-power device features and peripheral counts

Fe	STM8L151Gx		STM8L15xKx		STM8L15xCx					
Flash (Kbyte)		16	32	16	32	16	32			
Data EEPROM ((Kbyte)	1								
RAM (Kbyte)		2								
LCD		No	4x1	7 ⁽¹⁾	4x2	4x28 ⁽¹⁾				
			3)	1 3-bit)						
Timers	General purpose			(1	2 6-bit)					
	Advanced control		1 (16-bit)							
	SPI		1							
Communication interfaces	I2C	1								
	USART	1								
GPIOs		2	26 ⁽³⁾ 30 ⁽²⁾⁽³⁾ or 29 ⁽¹⁾⁽³⁾		4	J ⁽³⁾				
12-bit synchroniz (number of chan		1 1 1 1 (18) (22 ⁽²⁾ or 21 ⁽¹⁾) (25)			•					
12-Bit DAC (number of channels)		1 (1)								
Comparators CC	DMP1/COMP2	2								
Others		RTC, window watchdog, independent watchdog, 16-MHz and 38-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillator								
CPU frequency		16 MHz								
Operating voltag	e	1.8 V to 3.6 V (down to 1.65 V at power down)								
Operating temper	erature	-40 to +85 °C/ -40 to +105 °C / -40 to +125 °C								
Packages		UFQFPN28 (4x4; LQFP32(7x7) LQFF 0.6 mm thickness) UFQFPN32 (5x5; UFQFPN4 WLCSP28 0.6 mm thickness) 0.6 mm th		N48 (4x4;						

^{1.} STM8L152xx versions only

12/142 DocID15962 Rev 15

^{2.} STM8L151xx versions only

^{3.} The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

2.2 Ultra-low-power continuum

The ultra-low-power medium-densitySTM8L151x4/6 and STM8L152x4/6 devices are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultra-low-power strategy which also includes STM8L101xx and STM8L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultra-low leakage process.

Note: 1 The STM8L151xx and STM8L152xx are pin-to-pin compatible with STM8L101xx devices.

2 The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15x documentation for more information on these devices.

Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM® Cortex®-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

Shared peripherals

STM8L151xx/152xx and STM8L15xxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC1, DAC, and comparators COMP1/COMP2
- Digital peripherals: RTC and some communication interfaces

Common system strategy

To offer flexibility and optimize performance, the STM8L151xx/152xx and STM8L15xxx devices use a common architecture:

- Same power supply range from 1.8 to 3.6 V, down to 1.65 V at power down
- Architecture optimized to reach ultra-low consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultra-safe reset: same reset strategy for both STM8L15x and STM32L15xxx including power-on reset, power-down reset, brownout reset and programmable voltage detector.

Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbyte



3 Functional overview




Figure 1. Medium-density STM8L151x4/6 and STM8L152x4/6 device block diagram

1. Legend:

ADC: Analog-to-digital converter BOR: Brownout reset DMA: Direct memory access

DAC: Digital-to-analog converter I²C: Inter-integrated circuit multi master interface

57

IWDG: Independent watchdog LCD: Liquid crystal display POR/PDR: Power on reset / power down reset RTC: Real-time clock SPI: Serial peripheral interface SWIM: Single wire interface module

USART: Universal synchronous asynchronous receiver transmitter

WWDG: Window watchdog

3.1 Low-power modes

The medium-density STM8L151x4/6 and STM8L152x4/6 devices support five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Wait mode: The CPU clock is stopped, but selected peripherals keep running. An internal or external interrupt, event or a Reset can be used to exit the microcontroller from Wait mode (WFE or WFI mode). Wait consumption: refer to *Table 21*.
- Low power run mode: The CPU and the selected peripherals are running. Execution
 is done from RAM with a low speed oscillator (LSI or LSE). Flash and data EEPROM
 are stopped and the voltage regulator is configured in ultra-low-power mode. The
 microcontroller enters Low power run mode by software and can exit from this mode by
 software or by a reset.
 - All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power run mode consumption: refer to *Table 22*.
- Low power wait mode: This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1), comparators and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode.

 All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power wait mode consumption: refer to *Table 23*.
- Active-halt mode: CPU and peripheral clocks are stopped, except RTC. The wakeup
 can be triggered by RTC interrupts, external interrupts or reset. Active-halt
 consumption: refer to Table 24 and Table 25.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The RAM content is preserved. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 5 μs. Halt consumption: refer to *Table 26*.



3.2 Central processing unit STM8

3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16 Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

3.2.2 Interrupt controller

The medium-density STM8L151x4/6 and STM8L152x4/6 feature a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 40 external interrupt sources on 11 vectors
- Trap and reset interrupts



3.3 Reset and supply management

3.3.1 Power supply scheme

The device requires a 1.65 V to 3.6 V operating supply voltage (V_{DD}). The external power supply pins must be connected as follows:

- V_{SS1}; V_{DD1} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supply for I/Os and for the internal regulator. Provided externally through V_{DD1} pins, the corresponding ground pin is V_{SS1}.
- V_{SSA}; V_{DDA} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for analog peripherals (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC1 is used). V_{DDA} and V_{SSA} must be connected to V_{DD1} and V_{SS1}, respectively.
- V_{SS2}; V_{DD2} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for I/Os. V_{DD2} and V_{SS2} must be connected to V_{DD1} and V_{SS1}, respectively.
- V_{REF+}; V_{REF-} (for ADC1): external reference voltage for ADC1. Must be provided externally through V_{REF+} and V_{REF-} pin.
- V_{REF+} (for DAC): external voltage reference for DAC must be provided externally through V_{REF+}.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. At power-on, BOR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently (in which case, the $V_{\rm DD}$ min value at power down is 1.65 V).

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains under reset when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The medium-density STM8L151x4/6 and STM8L152x4/6 embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes.
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes.

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.



3.4 Clock management

The clock controller distributes the system clock (SYSCLK) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- Clock prescaler: to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock sources: 4 different clock sources can be used to drive the system clock:
 - 1-16 MHz High speed external crystal (HSE)
 - 16 MHz High speed internal RC oscillator (HSI)
 - 32.768 kHz Low speed external crystal (LSE)
 - 38 kHz Low speed internal RC (LSI)
- RTC and LCD clock sources: the above four sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If a HSE clock failure occurs, the system clock is automatically switched to HSI.
- Configurable main clock output (CCO): This outputs an external clock for use by the application.

5//




Figure 2. Medium-density STM8L151x4/6 and STM8L152x4/6 clock tree diagram

- The HSE clock source can be either an external crystal/ceramic resonator or an external source (HSE bypass). Refer to Section HSE clock in the STM8L15x and STM8L16x reference manual (RM0031).
- The LSE clock source can be either an external crystal/ceramic resonator or a external source (LSE bypass). Refer to Section LSE clock in the STM8L15x and STM8L16x reference manual (RM0031).

3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.

Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61 μ s) is from min. 122 μ s to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours
- Periodic alarms based on the calendar can also be generated from every second to every year

3.6 LCD (Liquid crystal display)

The liquid crystal display drives up to 4 common terminals and up to 28 segment terminals to drive up to 112 pixels.

- Internal step-up converter to guarantee contrast control whatever V_{DD}.
- Static 1/2, 1/3, 1/4 duty supported.
- Static 1/2, 1/3 bias supported.
- Phase inversion to reduce power consumption and EMI.
- Up to 4 pixels which can programmed to blink.
- The LCD controller can operate in Halt mode.

Note: Unnecessary segments and common pins can be used as general I/O pins.

3.7 Memories

The medium-density STM8L151x4/6 and STM8L152x4/6 devices have the following main features:

- Up to 2 Kbyte of RAM
- The non-volatile memory is divided into three arrays:
 - Up to 32 Kbyte of medium-density embedded Flash program memory
 - 1 Kbyte of data EEPROM
 - Option bytes.

The EEPROM embeds the error correction code (ECC) feature. It supports the read-while-write (RWW): it is possible to execute the code from the program matrix while programming/erasing the data matrix.

The option byte protects part of the Flash program memory from write and readout piracy.

3.8 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, DAC, I2C1, SPI1, USART1, the four Timers.

3.9 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 25 channels (including 1 fast channel), temperature sensor and internal reference voltage
- Conversion time down to 1 μs with f_{SYSCLK}= 16 MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog
- Triggered by timer

77

Note: ADC1 can be served by DMA1.

3.10 Digital-to-analog converter (DAC)

- 12-bit DAC with output buffer
- Synchronized update capability using TIM4
- DMA capability
- External triggers for conversion
- Input reference voltage V_{REF+} for better resolution

Note: DAC can be served by DMA1.

3.11 Ultra-low-power comparators

The medium-density STM8L151x4/6 and STM8L152x4/6 embed two comparators (COMP1 and COMP2) sharing the same current bias and voltage reference. The voltage reference can be internal or external (coming from an I/O).

- One comparator with fixed threshold (COMP1).
- One comparator rail to rail with fast or slow mode (COMP2). The threshold can be one
 of the following:
 - DAC output
 - External I/O
 - Internal reference voltage or internal reference voltage sub multiple (1/4, 1/2, 3/4)

The two comparators can be used together to offer a window function. They can wake up from Halt mode.

3.12 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped.

The highly flexible routing interface allows application software to control the routing of different I/Os to the TIM1 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1, COMP2, DAC and the internal reference voltage V_{REFINT}. It also provides a set of registers for efficiently managing the charge transfer acquisition sequence (Section 3.13: Touch sensing).

3.13 Touch sensing

Medium-density STM8L151x4/6 and STM8L152x4/6 devices provide a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric (example, glass, plastic). The capacitive variation introduced by a finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the electrode capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. In medium-density STM8L151x4/6

and STM8L152x4/6 devices, the acquisition sequence is managed by software and it involves analog I/O groups and the routing interface.

Reliable touch sensing solutions can be quickly and easily implemented using the free STM8 Touch Sensing Library.

3.14 Timers

Medium-density STM8L151x4/6 and STM8L152x4/6devices contain one advanced control timer (TIM1), two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

Table 3 compares the features of the advanced control, general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs
TIM1			Any integer from 1 to 65536		3 + 1	3
TIM2	16-bit	up/down	Any power of 2 from 1 to 128	Yes	2	
TIM3					2	None
TIM4	8-bit	up	Any power of 2 from 1 to 32768		0	

Table 3. Timer feature comparison

3.14.1 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- 3 independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- 1 additional capture/compare channel which is not connected to an external I/O
- Synchronization module to control the timer with external signals
- Break input to force timer outputs into a defined state
- 3 complementary outputs with adjustable dead time
- Encoder mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)

5//

3.14.2 16-bit general purpose timers

- 16-bit autoreload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- 2 individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

3.14.3 8-bit basic timer

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow or for DAC trigger generation.

3.15 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

3.15.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

3.15.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.

3.16 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

3.17 Communication interfaces

3.17.1 SPI

The serial peripheral interface (SPI1) provides half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s (f_{SYSCLK}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: SPI1 can be served by the DMA1 Controller.

3.17.2 I²C

The I²C bus interface (I²C1) provides multi-master capability, and controls all I²C bus-specific sequencing, protocol, arbitration and timing.

- Master, slave and multi-master capability
- Standard mode up to 100 kHz and fast speed modes up to 400 kHz.
- 7-bit and 10-bit addressing modes.
- SMBus 2.0 and PMBus support
- Hardware CRC calculation

Note: I^2C1 can be served by the DMA1 Controller.

3.17.3 USART

The USART interface (USART1) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- SmartCard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: USART1 can be served by the DMA1 Controller.

3.18 Infrared (IR) interface

The medium-density STM8L151x4/6 and STM8L152x4/6 devices contain an infrared interface which can be used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.

57

3.19 Development support

Development tools

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The single-wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

Bootloader

A bootloader is available to reprogram the Flash memory using the USART1 interface. The reference document for the bootloader is *UM0560*: *STM8 bootloader user manual*.

