

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







life.augmented

STM8S003F3 STM8S003K3

Value line, 16 MHz STM8S 8-bit MCU, 8 Kbyte Flash, 128 byte data EEPROM, 10-bit ADC, 3 timers, UART, SPI, I²C

Datasheet - production data

Features

Core

- 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline
- Extended instruction set

Memories


- Program memory: 8 Kbyte Flash memory; data retention 20 years at 55 °C after 100 cycles
- RAM: 1 Kbyte
- Data memory: 128 bytes true data EEPROM; endurance up to 100 k write/erase cycles

Clock, reset and supply management

- 2.95 V to 5.5 V operating voltage
- · Flexible clock control, 4 master clock sources
 - Low-power crystal resonator oscillator
 - External clock input
 - Internal, user-trimmable 16 MHz RC
 - Internal low-power 128 kHz RC
- Clock security system with clock monitor
- Power management
 - Low-power modes (wait, active-halt, halt)
 - Switch-off peripheral clocks individually
 - Permanently active, low-consumption power-on and power-down reset

Interrupt management

- Nested interrupt controller with 32 interrupts
- Up to 27 external interrupts on 6 vectors



Timers

- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
- 16-bit general purpose timers, with 3 CAPCOM channels (IC, OC or PWM)
- · 8-bit basic timer with 8-bit prescaler
- Auto wakeup timer
- Window and independent watchdog timers

Communications interfaces

- UART with clock output for synchronous operation, SmartCard, IrDA, LIN master mode
- SPI interface up to 8 Mbit/s
- I²C interface up to 400 Kbit/s

Analog to digital converter (ADC)

 10-bit ADC, ± 1 LSB ADC with up to 5 multiplexed channels, scan mode and analog watchdog

I/Os

- Up to 28 I/Os on a 32-pin package including 21 high-sink outputs
- Highly robust I/O design, immune against current injection

Development support

 Embedded single-wire interface module (SWIM) for fast on-chip programming and nonintrusive debugging

Contents

1	Introd	luction	9
2	Descr	iption	10
3	Block	diagram	11
4	Produ	ıct overview	12
	4.1	Central processing unit STM8	12
	4.2	Single wire interface module (SWIM) and debug module (DM)	13
	4.3	Interrupt controller	13
	4.4	Flash program memory and data EEPROM	13
	4.5	Clock controller	15
	4.6	Power management	16
	4.7	Watchdog timers	16
	4.8	Auto wakeup counter	17
	4.9	Beeper	17
	4.10	TIM1 - 16-bit advanced control timer	17
	4.11	TIM2 - 16-bit general purpose timer	17
	4.12	TIM4 - 8-bit basic timer	18
	4.13	Analog-to-digital converter (ADC1)	18
	4.14	Communication interfaces	18
		4.14.1 UART1	19
		4.14.2 SPI	
5	Pinou	ts and pin descriptions	21
	5.1	STM8S003K3 LQFP32 pinout and pin description	22
	5.2	STM8S003F3 TSSOP20/UFQFPN20 pinout and pin description	25
	5.3	Alternate function remapping	29
6	Memo	ory and register map	30
	6.1	Memory map	30
	6.2	Register map	31



		6.2.1 6.2.2 6.2.3	I/O port hardware register map 31 General hardware register map 32 CPU/SWIM/debug module/interrupt controller registers 39
7	Interr	upt vec	tor mapping41
8	Optio	n bytes	42
	8.1	Alternat	e function remapping bits
9	Electr	rical cha	aracteristics
	9.1	Parame	ter conditions
		9.1.1	Minimum and maximum values
		9.1.2	Typical values
		9.1.3	Typical curves
		9.1.4	Loading capacitor
		9.1.5	Pin input voltage46
	9.2	Absolute	e maximum ratings 47
	9.3	Operatir	ng conditions
		9.3.1	VCAP external capacitor
		9.3.2	Supply current characteristics
		9.3.3	External clock sources and timing characteristics 61
		9.3.4	Internal clock sources and timing characteristics
		9.3.5	Memory characteristics
		9.3.6	I/O port pin characteristics
		9.3.7	Reset pin characteristics
		9.3.8	SPI serial peripheral interface
		9.3.9	I ² C interface characteristics
		9.3.10	10-bit ADC characteristics
		9.3.11	EMC characteristics
10	Packa	age info	rmation
	10.1	LQFP32	2 package information
	10.2	TSSOP	20 package information 91
	10.3	UFQFP	N20 package information
	10.4		I characteristics 97
		10.4.1	Reference document
		10.4.2	Selecting the product temperature range98



11	Part	numbering
12	STM	B development tools100
	12.1	Emulation and in-circuit debugging tools
	12.2	Software tools
		12.2.1 STM8 toolset
		12.2.2 C and assembly toolchains
	12.3	Programming tools
13	Revi	sion history

List of tables

Table 1.	STM8S003F3/K3 value line features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	
Table 3.	TIM timer features	
Table 4.	Legend/abbreviations for STM8S003F3/K3 pin description tables	21
Table 5.	STM8S003K3 descriptions	22
Table 6.	STM8S003F3 pin description	
Table 7.	Flash, Data EEPROM and RAM boundary addresses	31
Table 8.	I/O port hardware register map	
Table 9.	General hardware register map	
Table 10.	CPU/SWIM/debug module/interrupt controller registers	
Table 11.	Interrupt mapping	
Table 12.	Option bytes	
Table 13.	Option byte description	
Table 14.	STM8S003K3 alternate function remapping bits for 32-pin devices	
Table 15.	STM8S003F3 alternate function remapping bits for 20-pin devices	
Table 16.	Voltage characteristics	
Table 17.	Current characteristics	
Table 18.	Thermal characteristics	
Table 19.	General operating conditions	
Table 20.	Operating conditions at power-up/power-down	
Table 21.	Total current consumption with code execution in run mode at $V_{DD} = 5 \text{ V} \dots$	
Table 22.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 \text{ V} \dots$	
Table 23.	Total current consumption in wait mode at V _{DD} = 5 V	
Table 24.	Total current consumption in wait mode at V _{DD} = 3.3 V	
Table 25.	Total current consumption in active halt mode at V _{DD} = 5 V	
Table 26.	Total current consumption in active halt mode at V _{DD} = 3.3 V	
Table 27.	Total current consumption in halt mode at V _{DD} = 5 V	
Table 28.	Total current consumption in halt mode at V _{DD} = 3.3 V	
Table 29.	Wakeup times	
Table 30.	Total current consumption and timing in forced reset state	
Table 31.	Peripheral current consumption	
Table 32.	HSE user external clock characteristics	
Table 33.	HSE oscillator characteristics	
Table 34.	HSI oscillator characteristics	
Table 35.	LSI oscillator characteristics	
Table 36.	RAM and hardware registers	
Table 37.	Flash program memory and data EEPROM	
Table 38.	I/O static characteristics	
Table 39.	Output driving current (standard ports)	
Table 40.	Output driving current (true open drain ports)	
Table 41.	Output driving current (high sink ports)	
Table 42.	NRST pin characteristics	
Table 43.	SPI characteristics	
Table 44.	I ² C characteristics	
Table 45.	ADC characteristics	
Table 46.	ADC accuracy with R_{AIN} < 10 k Ω , V_{DD} = 5 V	
Table 47.	ADC accuracy with R_{AIN} < 10 k Ω R_{AIN} , V_{DD} = 3.3 V	83
Table 48.	EMS data	



List of tables

STM8S003F3 STM8S003K3

Table 49.	EMI data	86
Table 50.	ESD absolute maximum ratings	86
Table 51.	Electrical sensitivities	
Table 52.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	89
Table 53.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package mechanical data	91
Table 54.	UFQFPN20 - 20-lead, 3 x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	95
Table 55.	Thermal characteristics	97
Table 56.	Document revision history	. 102



List of figures

Figure 1.	STM8S003F3/K3 value line block diagram	11
Figure 1.	Flash memory organization	
•		
Figure 3.	STM8S003K3 LQFP32 pinout	
Figure 4.	STM8S003F3 TSSOP20 pinout	
Figure 5.	STM8S003F3 UFQFPN20 pinout	
Figure 6.	Memory map	
Figure 7.	Pin loading conditions	
Figure 8.	Pin input voltage	
Figure 9.	f _{CPUmax} versus V _{DD}	
Figure 10.	External capacitor C _{EXT}	
Figure 11.	Typ. I _{DD(RUN)} vs V _{DD} , HSE user external clock, f _{CPU} = 16 MHz	58
Figure 12.	Typ. $I_{DD(RUN)}$ vs f_{CPU} , HSE user external clock, V_{DD} = 5 V	58
Figure 13.	Typ. $I_{DD(RUN)}$ vs V_{DD} , HSI RC osc, $f_{CPU} = 16$ MHz	59
Figure 14.	Typ. I _{DD(WFI)} vs. V _{DD} HSE user external clock, f _{CPU} = 16MHz	59
Figure 15.	Typ. I _{DD(WFI)} vs. f _{CPU} , HSE user external clock, V _{DD} = 5 V	60
Figure 16.	Typ. I _{DD(WFI)} vs V _{DD} , HSI RC osc, f _{CPU} = 16 MHz	
Figure 17.	HSE external clock source	
Figure 18.	HSE oscillator circuit diagram	62
Figure 19.	Typical HSI frequency variation vs V _{DD} at 4 temperatures	
Figure 20.	Typical LSI frequency variation vs V _{DD} @ 4 temperatures	
Figure 21.	Typical V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 22.	Typical pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 23.	Typical pull-up current vs V _{DD} @ 4 temperatures	
Figure 24.	Typ. V_{OL} @ V_{DD} = 5 V (standard ports)	
Figure 25.	Typ. V_{OL} @ V_{DD} = 3.3 V (standard ports)	
Figure 26.	Typ. V_{OL} @ V_{DD} = 5 V (true open drain ports)	
Figure 27.	Typ. V_{OL} @ V_{DD} = 3.3 V (true open drain ports)	
Figure 28.	Typ. V_{OL} @ V_{DD} = 5 V (high sink ports)	
Figure 29.	Typ. V_{OL} @ V_{DD} = 3.3 V (high sink ports)	
Figure 30.	Typ. $V_{DD} - V_{OH} \otimes V_{DD} = 5 \text{ V (standard ports)} \dots$	
Figure 31.	Typ. $V_{DD} - V_{OH} \otimes V_{DD} = 3.3 \text{ V (standard ports)}$	
-		
Figure 32.	Typ. V_{DD} - V_{OH} @ V_{DD} = 5 V (high sink ports)	
Figure 33.		
Figure 34.	Typical NRST V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 35.	Typical NRST pull-up resistance vs V _{DD} @ 4 temperatures	
Figure 36.	Typical NRST pull-up current vs V _{DD} @ 4 temperatures	
Figure 37.	Recommended reset pin protection	
Figure 38.	SPI timing diagram - slave mode and CPHA = 0	78
Figure 39.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	
Figure 40.	SPI timing diagram - master mode ⁽¹⁾	
Figure 41.	Typical application with I ² C bus and timing diagram	
Figure 42.	ADC accuracy characteristics	
Figure 43.	Typical application with ADC	
Figure 44.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 45.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint	
Figure 46.	LQFP32 marking example (package top view)	90
Figure 47.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package outline	91



Figure 48.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,	
	package footprint	92
Figure 49.	TSSOP20 marking example (package top view)	93
Figure 50.	UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	94
Figure 51.	UFQFPN20 - 20-lead, 3 x 3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	95
Figure 52.	UFQFPN20 marking example (package top view)	96
Figure 53.	STM8S003F3/K3 value line ordering information scheme ⁽¹⁾	99

57/

1 Introduction

This datasheet contains the description of the STM8S003F3/K3 value line features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8S microcontroller memory, registers and peripherals, please refer to the STM8S and STM8A microcontroller families reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the PM0051 (How to program STM8S and STM8A Flash program memory and data EEPROM).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



2 Description

The STM8S003F3/K3 value line 8-bit microcontrollers offer 8 Kbytes of Flash program memory, plus integrated true data EEPROM. They are referred to as low-density devices in the STM8S microcontroller family reference manual (RM0016).

The STM8S003F3/K3 value line devices provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by true data EEPROM supporting up to 100000 write/erase cycles, advanced core and peripherals made in a state-of-the-art technology at 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Features STM8S003K3 STM8S003F3 Pin count 32 20 Max. number of GPIOs (I/O) 28 16 External interrupt pins 27 16 Timer CAPCOM channels 7 7 Timer complementary outputs 3 2 A/D converter channels 4 5 High-sink I/Os 21 12 Low-density Flash program 8 K 8 K memory (byte) RAM (byte) 1 K 1 K 128⁽¹⁾ 128⁽¹⁾ True data EEPROM (byte) Multi purpose timer (TIM1), SPI, I2C, UART, Window WDG, Peripheral set independent WDG, ADC, PWM timer (TIM2), 8-bit timer (TIM4)

Table 1. STM8S003F3/K3 value line features



^{1.} Without read-while-write capability.

3 Block diagram




Figure 1. STM8S003F3/K3 value line block diagram

4 Product overview

The following section intends to give an overview of the basic features of the STM8S003F3/K3 value line functional modules and peripherals.

For more detailed information please refer to the corresponding family reference manual (RM0016).

4.1 Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance.

It contains six internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching for most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64 K-level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

DocID018576 Rev 8

4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time incircuit debugging and fast memory programming.

SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 byte/ms.

Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

4.3 Interrupt controller

- Nested interrupts with three software priority levels
- 32 interrupt vectors with hardware priority
- Up to 27 external interrupts on six vectors including TLI
- Trap and reset interrupts

4.4 Flash program memory and data EEPROM

- 8 Kbyte of Flash program single voltage Flash memory
- 128 byte true data EEPROM
- User option byte area

Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to modify the content of main program memory and data EEPROM, or to reprogram the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to *Figure 2*.



The size of the UBC is programmable through the UBC option byte (*Table 13*), in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: 8 Kbyte minus UBC
- User-specific boot code (UBC): Configurable up to 8 Kbyte

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.




Figure 2. Flash memory organization

Read-out protection (ROP)

The read-out protection blocks reading and writing from/to the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

14/103 DocID018576 Rev 8

4.5 Clock controller

The clock controller distributes the system clock (f_{MASTER)} coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- Clock prescaler: To get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** Clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Master clock sources: Four different clock sources can be used to drive the master clock:
 - 1-16 MHz high-speed external crystal (HSE)
 - Up to 16 MHz high-speed user-external clock (HSE user-ext)
 - 16 MHz high-speed internal RC oscillator (HSI)
 - 128 kHz low-speed internal RC (LSI)
- **Startup clock**: After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

Table 2. Peripheral clock gating bit assignments in CLK PCKENR1/2 registers

Bit	Peripheral clock						
PCKEN17	TIM1	PCKEN13	UART1	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	Reserved	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	TIM2	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM4	PCKEN10	I ² C	PCKEN24	Reserved	PCKEN20	Reserved

4.6 Power management

For efficient power management, the application can be put in one of four different low-power modes. You can configure each mode to obtain the best compromise between the lowest power consumption, the fastest start-up time and available wakeup sources.

- **Wait mode**: In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster.
 Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active halt mode with regulator off: This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- Halt mode: In this mode the microcontroller uses the least power. The CPU and
 peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is
 triggered by external event or reset.

4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- Timeout: at 16 MHz CPU clock the time-out period can be adjusted between 75 μs up to 64 ms.
- 2. Refresh out of window: the down-counter is refreshed before its value is lower than the one stored in the window register.

16/103 DocID018576 Rev 8

Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 µs to 1 s.

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM2 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update



4.12 TIM4 - 8-bit basic timer

• 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128

• Clock source: CPU clock

• Interrupt source: 1 x overflow/update

Table 3. TIM timer features

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complem. outputs	Ext. trigger	Timer synchr- onization/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM2	16	Any power of 2 from 1 to 32768	Up	3	0	No	No
TIM4	8	Any power of 2 from 1 to 128	Up	0	0	No	

4.13 Analog-to-digital converter (ADC1)

STM8S003F3/K3 value line products contain a 10-bit successive approximation A/D converter (ADC1) with up to 5 external multiplexed input channels and the following main features:

Input voltage range: 0 to V_{DDA}
 Conversion time: 14 clock cycles

- Single and continuous, buffered continuous conversion modes
- Buffer size (10 x 10 bits)
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

values converted from Anvi2

Note:

Additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL registers.

4.14 Communication interfaces

The following communication interfaces are implemented:

- UART1: full feature UART, synchronous mode, SPI master mode, SmartCard mode, IrDA mode, LIN2.1 master capability
- SPI: full and half-duplex, 8 Mbit/s
- I2C: up to 400 Kbit/s

4.14.1 UART1

Main features

- 1 Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN master mode
- · Single wire half duplex mode

Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f_{CPU}/16)

LIN master mode

- Emission: generates 13-bit synch. break frame
- Reception: detects 11-bit break frame

4.14.2 SPI

- Maximum speed: 8 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin



4.14.3 I²C

- I2C master features
 - Clock generation
 - Start and stop generation
- I²C slave features
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds
 - Standard speed (up to 100 kHz)
 - Fast speed (up to 400 kHz)

5 Pinouts and pin descriptions

Table 4. Legend/abbreviations for STM8S003F3/K3 pin description tables

Туре	I = input, O = output, S = power supply							
Level	Input	CM = CMOS						
Level	Output	HS = high sink						
Output speed	O1 = slow (up to 2 MHz) O2 = fast (up to 10 MHz) O3 = fast/slow programmability with slow as default state after reset O4 = fast/slow programmability with fast as default state after reset							
Port and control	Input	float = floating, wpu = weak pull-up						
configuration	Output	T = true open drain, OD = open drain, PP = push pull						
Reset state	Bold <u>x</u> (pin state after internal reset release) Unless otherwise specified, the pin state is the same during the reset phand after the internal reset release.							



MS37740V1

5.1 STM8S003K3 LQFP32 pinout and pin description

PD0 (HS)/ TIM1_BKIN [CLK_CCO] PD3 (HS)/TIM2_CH2/ADC_ETR PD4 (HS)/BEEP/TIM2_CH1 PD7 (HS)/TLI [TIM1_CH4] PD2 (HS) [TIM2_CH3] PD6 (HS)/UART1_RX PD5 (HS)/UART1_TX PD1 (HS)/SWIM 32 31 30 29 28 27 26 25 24 PC7 (HS)/SPI_MISO NRST □1 23 PC6 (HS)/SPI_MOSI OSCIN/PA1 □2 OSCOUT/PA2 □3 22 PC5 (HS)/SPI_SCK VSS □4 21 PC4 (HS)/TIM1_CH4/CLK_CCO VCAP ☐5 20 PC3 (HS)/TIM1_CH3 VDD □6 19 ☐ PC2 (HS)/TIM1_CH2 18 PC1 (HS)/TIM1_CH1/UART1_CK [SPI_NSS] TIM2_CH3/(HS)PA3 □7 17 PE5 (HS)/SPI_NSS PF4 □8 9 10 11 12 13 14 15 16 PB7 ☐ 6
12C_SDA/(T) PB6 ☐ 11
12C_SCL/(T) PB4 ☐ 71
12C_SCL/(T) PB4 ☐ 71
12C_SCL/(T) PB3 ☐ 72 I2C_SCL/(T) PB4 TIM1_ETR/AIN3/(HS) PB3 | TIM1_CH3N/AIN2/(HS) PB2 TIM1_CH2N/ AIN1/(HS) PB1 TIM1_CH1N/AIN0/(HS) PB0

Figure 3. STM8S003K3 LQFP32 pinout

Table 5. STM8S003K3 descriptions

			Input			Output				_		
LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ФO	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
1	NRST	I/O	-	<u>X</u>	-	-	-	ı	-	Reset		-
2	PA1/OSCIN ⁽²⁾	I/O	<u>X</u>	Х	Х	-	01	X	х	Port A1	Resonator/ crystal in	-

22/103 DocID018576 Rev 8

Table 5. STM8S003K3 descriptions (continued)

				Input				put		iis (cont		
LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ОО	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
3	PA2/OSCOUT	I/O	<u>X</u>	X	X	-	01	Х	X	Port A2	Resonator/ crystal out	-
4	V_{SS}	S	ı	ı	ı	-	ı	-	ı	Digital gro	ound	-
5	VCAP	S	ı	ı	ı	-	ı	-	ı	1.8 V reg	ulator capacitor	-
6	V_{DD}	S	ı	1	-	-	-	1	-	Digital po	wer supply	-
7	PA3/TIM2_CH3 [SPI_NSS]	I/O	<u>x</u>	X	X	HS	О3	x	Х	Port A3	Timer 2 channel 3	SPI master/ slave select [AFR1]
8	PF4	I/O	<u>X</u>	X	ı	-	01	Х	X	Port F4	-	-
9	PB7	I/O	<u>X</u>	Χ	-	-	01	Х	Χ	Port B7	-	-
10	PB6	I/O	<u>X</u>	Χ	-	-	01	Х	Χ	Port B6	-	-
11	PB5/I ² C_SDA	I/O	<u>X</u>	1	Х	-	01	T ⁽³⁾	-	Port B5	I ² C data	-
12	PB4/I ² C_SCL	I/O	<u>X</u>	1	Х	-	01	T ⁽³⁾	-	Port B4	I ² C clock	-
13	PB3/AIN3 [TIM1_ETR]	I/O	X	х	Х	HS	О3	х	Х	Port B3	Analog input 3/Timer 1 external trigger	-
14	PB2/AIN2 [TIM1_CH3N]	I/O	<u>X</u>	Х	Х	HS	О3	х	X	Port B2	Analog input 2/Timer 1 - inverted channel 3	-
15	PB1/AIN1 [TIM1_CH2N]	I/O	<u>x</u>	х	Х	HS	О3	х	Х	Port B1	Analog input 1/Timer 1 - inverted channel 2	-
16	PB0/AIN0 [TIM1_CH1N]	I/O	<u>x</u>	х	х	HS	О3	х	X	Port B0	Analog input 0/Timer 1 - inverted channel 1	-
17	PE5/SPI_NSS	I/O	<u>X</u>	Х	X	HS	О3	x	Х	Port E5	SPI master/slave select	-
18	PC1/TIM1_CH1/ UART1_CK	I/O	<u>x</u>	Х	X	HS	О3	х	Х	Port C1	Timer 1 - channel 1 UART1 clock	-
19	PC2/TIM1_CH2	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port C2	Timer 1- channel 2	-
20	PC3/TIM1_CH3	I/O	<u>x</u>	Х	X	HS	О3	Х	X	Port C3	Timer 1 - channel 3	-



Table 5. STM8S003K3 descriptions (continued)

Table 5. STM8S003K3 descriptions (continued)												
			Input			Output				_		
LQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
21	PC4/TIM1_CH4/C LK_CCO	I/O	<u>x</u>	Х	Х	HS	О3	Х	х	Port C4	Timer 1 - channel 4/configurable clock output	-
22	PC5/SPI_SCK	I/O	<u>X</u>	Χ	Χ	HS	О3	Χ	Х	Port C5	SPI clock	-
23	PC6/SPI_MOSI	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port C6	SPI master out/slave in	-
24	PC7/SPI_MISO	I/O	<u>x</u>	Х	Х	HS	О3	Х	Х	Port C7	SPI master in/ slave out	-
25	PD0/[TIM1_BKIN [CLK_CCO]	I/O	<u>x</u>	х	X	HS	О3	Х	Х	Port D0	Timer 1 - break input	Configurable clock output [AFR5]
26	PD1/SWIM ⁽⁴⁾	I/O	Х	<u>X</u>	Х	HS	04	Х	Х	Port D1	SWIM data interface	-
27	PD2 [TIM2_CH3]	I/O	<u>x</u>	X	X	HS	О3	X	Х	Port D2	-	Timer 2 - channel 3 [AFR1]
28	PD3/TIM2_CH2 [ADC_ETR]	I/O	<u>x</u>	х	X	HS	О3	x	Х	Port D3	Timer 2 - channel 2/ADC external trigger	-
29	PD4/BEEP/ TIM2_CH1	I/O	<u>x</u>	х	X	HS	О3	Х	Х	Port D4	Timer 2 - channel 1/BEEP output	-
30	PD5/ UART1_TX	I/O	<u>X</u>	Х	X	HS	О3	Х	Х	Port D5	UART1 data transmit	-
31	PD6/ UART1_RX	I/O	<u>x</u>	Х	X	HS	О3	X	Х	Port D6	UART1 data receive	-
32	PD7/TLI [TIM1_CH4]	I/O	X	X	X	HS	О3	Х	Х	Port D7	Top level interrupt	Timer 1 - channel 4 [AFR6]

I/O pins used simultaneously for high-current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings given in Section 9: Electrical characteristics.

4. The PD1 pin is in input pull-up during the reset phase and after the internal reset release.


24/103 DocID018576 Rev 8

^{2.} When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

^{3.} In the open-drain output column, "T" defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to V_{DD} are not implemented).

5.2 STM8S003F3 TSSOP20/UFQFPN20 pinout and pin description

Figure 4. STM8S003F3 TSSOP20 pinout



- HS high sink capability.
- 2. (T) True open drain (P-buffer and protection diode to VDD not implemented).
- 3. [] alternate function remapping option (If the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).