



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Access line, 16 MHz STM8S 8-bit MCU, up to 32 Kbyte Flash,  
integrated EEPROM, 10-bit ADC, timers, UART, SPI, I<sup>2</sup>C

Datasheet - production data

## Features

### Core

- 16 MHz advanced STM8 core with Harvard architecture and 3-stage pipeline
- Extended instruction set

### Memories

- Program memory: up to 32 Kbyte Flash; data retention 20 years at 55 °C after 10 kcycle
- Data memory: up to 1 Kbyte true data EEPROM; endurance 300 kcycle
- RAM: up to 2 Kbyte

### Clock, reset and supply management


- 2.95 to 5.5 V operating voltage
- Flexible clock control, 4 master clock sources
  - Low power crystal resonator oscillator
  - External clock input
  - Internal, user-trimmable 16 MHz RC
  - Internal low-power 128 kHz RC
- Clock security system with clock monitor
- Power management:
  - Low-power modes (wait, active-halt, halt)
  - Switch-off peripheral clocks individually
- Permanently active, low-consumption power-on and power-down reset

### Interrupt management

- Nested interrupt controller with 32 interrupts
- Up to 37 external interrupts on 6 vectors

### Timers

- Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization



- 2x16-bit general purpose timer, with 2+3 CAPCOM channels (IC, OC or PWM)
- 8-bit basic timer with 8-bit prescaler
- Auto wake-up timer
- Window watchdog and independent watchdog timers

### Communication interfaces

- UART with clock output for synchronous operation, SmartCard, IrDA, LIN master mode
- SPI interface up to 8 Mbit/s
- I<sup>2</sup>C interface up to 400 kbit/s

### Analog to digital converter (ADC)

- 10-bit, ±1 LSB ADC with up to 10 multiplexed channels, scan mode and analog watchdog

### I/Os

- Up to 38 I/Os on a 48-pin package including 16 high sink outputs
- Highly robust I/O design, immune against current injection

### Unique ID

- 96-bit unique key for each device

## Contents

<b>1</b>	<b>Introduction</b>	<b>9</b>
<b>2</b>	<b>Description</b>	<b>10</b>
<b>3</b>	<b>Block diagram</b>	<b>12</b>
<b>4</b>	<b>Product overview</b>	<b>13</b>
4.1	Central processing unit STM8	13
4.2	Single wire interface module (SWIM) and debug module (DM)	14
4.3	Interrupt controller	14
4.4	Flash program and data EEPROM memory	14
4.5	Clock controller	16
4.6	Power management	17
4.7	Watchdog timers	17
4.8	Auto wakeup counter	18
4.9	Beeper	18
4.10	TIM1 - 16-bit advanced control timer	18
4.11	TIM2, TIM3 - 16-bit general purpose timers	18
4.12	TIM4 - 8-bit basic timer	19
4.13	Analog-to-digital converter (ADC1)	19
4.14	Communication interfaces	20
4.14.1	UART2	20
4.14.2	SPI	21
4.14.3	I <sup>2</sup> C	21
<b>5</b>	<b>Pinout and pin description</b>	<b>22</b>
5.1	Alternate function remapping	30
<b>6</b>	<b>Memory and register map</b>	<b>31</b>
6.1	Memory map	31
6.2	Register map	32
6.2.1	I/O port hardware register map	32
6.2.2	General hardware register map	34

6.2.3	CPU/SWIM/debug module/interrupt controller registers . . . . .	42
<b>7</b>	<b>Interrupt vector mapping . . . . .</b>	<b>44</b>
<b>8</b>	<b>Option byte . . . . .</b>	<b>46</b>
8.1	Alternate function remapping bits . . . . .	49
<b>9</b>	<b>Unique ID . . . . .</b>	<b>50</b>
<b>10</b>	<b>Electrical characteristics . . . . .</b>	<b>51</b>
10.1	Parameter conditions . . . . .	51
10.1.1	Minimum and maximum values . . . . .	51
10.1.2	Typical values . . . . .	51
10.1.3	Typical curves . . . . .	51
10.1.4	Typical current consumption . . . . .	51
10.1.5	Loading capacitor . . . . .	52
10.1.6	Pin input voltage . . . . .	52
10.2	Absolute maximum ratings . . . . .	53
10.3	Operating conditions . . . . .	54
10.3.1	VCAP external capacitor . . . . .	57
10.3.2	Supply current characteristics . . . . .	57
10.3.3	External clock sources and timing characteristics . . . . .	66
10.3.4	Internal clock sources and timing characteristics . . . . .	69
10.3.5	Memory characteristics . . . . .	72
10.3.6	I/O port pin characteristics . . . . .	73
10.3.7	Typical output level curves . . . . .	75
10.3.8	Reset pin characteristics . . . . .	78
10.3.9	SPI serial peripheral interface . . . . .	80
10.3.10	I <sup>2</sup> C interface characteristics . . . . .	84
10.3.11	10-bit ADC characteristics . . . . .	85
10.3.12	EMC characteristics . . . . .	88
<b>11</b>	<b>Package information . . . . .</b>	<b>91</b>
11.1	LQFP48 package information . . . . .	91
11.2	LQFP44 package information . . . . .	94
11.3	LQFP32 package information . . . . .	98
11.4	UFQFPN32 package information . . . . .	101

11.5	SDIP32 package information . . . . .	104
<b>12</b>	<b>Thermal characteristics . . . . .</b>	<b>106</b>
12.1	Reference document . . . . .	106
12.2	Selecting the product temperature range . . . . .	107
<b>13</b>	<b>Ordering information . . . . .</b>	<b>108</b>
13.1	STM8S105 FASTROM microcontroller option list . . . . .	109
<b>14</b>	<b>STM8 development tools . . . . .</b>	<b>113</b>
14.1	Emulation and in-circuit debugging tools . . . . .	113
14.1.1	STice key features . . . . .	113
14.2	Software tools . . . . .	114
14.2.1	STM8 toolset . . . . .	114
14.2.2	C and assembly toolchains . . . . .	114
14.3	Programming tools . . . . .	115
<b>15</b>	<b>Revision history . . . . .</b>	<b>116</b>

## List of tables

Table 1.	STM8S105x4/6 access line features . . . . .	11
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers . . . . .	16
Table 3.	TIM timer features . . . . .	19
Table 4.	Legend/abbreviations for pin description tables . . . . .	22
Table 5.	STM8S105x4/6 pin description . . . . .	26
Table 6.	Flash, data EEPROM and RAM boundary address . . . . .	32
Table 7.	I/O port hardware register map . . . . .	32
Table 8.	General hardware register map . . . . .	34
Table 9.	CPU/SWIM/debug module/interrupt controller registers . . . . .	42
Table 10.	Interrupt mapping . . . . .	44
Table 11.	Option byte . . . . .	46
Table 12.	Option byte description . . . . .	47
Table 13.	Alternate function remapping bits [7:0] of OPT2 . . . . .	49
Table 14.	Unique ID registers (96 bits) . . . . .	50
Table 15.	Voltage characteristics . . . . .	53
Table 16.	Current characteristics . . . . .	53
Table 17.	Thermal characteristics . . . . .	54
Table 18.	General operating conditions . . . . .	54
Table 19.	Operating conditions at power-up/power-down . . . . .	55
Table 20.	Total current consumption with code execution in run mode at $V_{DD} = 5\text{ V}$ . . . . .	57
Table 21.	Total current consumption with code execution in run mode at $V_{DD} = 3.3\text{ V}$ . . . . .	58
Table 22.	Total current consumption in wait mode at $V_{DD} = 5\text{ V}$ . . . . .	58
Table 23.	Total current consumption in wait mode at $V_{DD} = 3.3\text{ V}$ . . . . .	59
Table 24.	Total current consumption in active halt mode at $V_{DD} = 5\text{ V}$ . . . . .	59
Table 25.	Total current consumption in active halt mode at $V_{DD} = 3.3\text{ V}$ . . . . .	60
Table 26.	Total current consumption in halt mode at $V_{DD} = 5\text{ V}$ . . . . .	60
Table 27.	Total current consumption in halt mode at $V_{DD} = 3.3\text{ V}$ . . . . .	60
Table 28.	Wakeup times . . . . .	61
Table 29.	Total current consumption and timing in forced reset state . . . . .	61
Table 30.	Peripheral current consumption . . . . .	62
Table 31.	HSE user external clock characteristics . . . . .	66
Table 32.	HSE oscillator characteristics . . . . .	67
Table 33.	HSI oscillator characteristics . . . . .	69
Table 34.	LSI oscillator characteristics . . . . .	71
Table 35.	RAM and hardware registers . . . . .	72
Table 36.	Flash program memory/data EEPROM memory . . . . .	72
Table 37.	I/O static characteristics . . . . .	73
Table 38.	Output driving current (standard ports) . . . . .	74
Table 39.	Output driving current (true open drain ports) . . . . .	75
Table 40.	Output driving current (high sink ports) . . . . .	75
Table 41.	NRST pin characteristics . . . . .	78
Table 42.	SPI characteristics . . . . .	80
Table 43.	I <sup>2</sup> C characteristics . . . . .	84
Table 44.	ADC characteristics . . . . .	85
Table 45.	ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$ , $V_{DDA} = 5\text{ V}$ . . . . .	86
Table 46.	ADC accuracy with $R_{AIN} < 10\text{ k}\Omega$ , $V_{DDA} = 3.3\text{ V}$ . . . . .	86
Table 47.	EMS data . . . . .	88
Table 48.	EMI data . . . . .	89

---

Table 49.	ESD absolute maximum ratings . . . . .	89
Table 50.	Electrical sensitivities . . . . .	90
Table 51.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data . . . . .	92
Table 52.	LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package mechanical data . . . . .	95
Table 53.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data . . . . .	99
Table 54.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data . . . . .	102
Table 55.	SDIP32 package mechanical data . . . . .	104
Table 56.	Thermal characteristics . . . . .	106
Table 57.	Document revision history . . . . .	116

## List of figures

Figure 1.	STM8S105x4/6 block diagram . . . . .	12
Figure 2.	Flash memory organization . . . . .	15
Figure 3.	LQFP48 pinout . . . . .	23
Figure 4.	LQFP44 pinout . . . . .	24
Figure 5.	UFQFPN32/LQFP32 pinout . . . . .	25
Figure 6.	SDIP32 pinout. . . . .	26
Figure 7.	Memory map . . . . .	31
Figure 8.	Supply current measurement conditions . . . . .	51
Figure 9.	Pin loading conditions. . . . .	52
Figure 10.	Pin input voltage . . . . .	52
Figure 11.	$f_{CPUmax}$ versus $V_{DD}$ . . . . .	55
Figure 12.	External capacitor $C_{EXT}$ . . . . .	57
Figure 13.	Typ $I_{DD(RUN)}$ vs. $V_{DD}$ HSE user external clock, $f_{CPU} = 16$ MHz . . . . .	62
Figure 14.	Typ $I_{DD(RUN)}$ vs. $f_{CPU}$ HSE user external clock, $V_{DD} = 5$ V . . . . .	63
Figure 15.	Typ $I_{DD(RUN)}$ vs. $V_{DD}$ HSI RC osc, $f_{CPU} = 16$ MHz . . . . .	63
Figure 16.	Typ $I_{DD(WFI)}$ vs. $V_{DD}$ HSE external clock, $f_{CPU} = 16$ MHz . . . . .	64
Figure 17.	Typ $I_{DD(WFI)}$ vs. $f_{CPU}$ HSE external clock, $V_{DD} = 5$ V . . . . .	64
Figure 18.	Typ $I_{DD(WFI)}$ vs. $V_{DD}$ HSI RC osc., $f_{CPU} = 16$ MHz . . . . .	65
Figure 19.	HSE external clock source . . . . .	66
Figure 20.	HSE oscillator circuit diagram. . . . .	68
Figure 21.	Typical HSI accuracy @ $V_{DD} = 5$ V vs 5 temperatures. . . . .	69
Figure 22.	Typical HSI frequency variation vs $V_{DD}$ @ 4 temperatures . . . . .	70
Figure 23.	Typical LSI frequency variation vs $V_{DD}$ @ 4 temperatures . . . . .	71
Figure 24.	Typical $V_{IL}$ and $V_{IH}$ vs $V_{DD}$ @ 4 temperatures . . . . .	74
Figure 25.	Typical pull-up current vs $V_{DD}$ @ 4 temperatures . . . . .	74
Figure 26.	Typical pull-up resistance vs $V_{DD}$ @ 4 temperatures . . . . .	74
Figure 27.	Typ. $V_{OL}$ @ $V_{DD} = 3.3$ V (standard ports) . . . . .	75
Figure 28.	Typ. $V_{OL}$ @ $V_{DD} = 5.0$ V (standard ports) . . . . .	75
Figure 29.	Typ. $V_{OL}$ @ $V_{DD} = 3.3$ V (true open drain ports) . . . . .	76
Figure 30.	Typ. $V_{OL}$ @ $V_{DD} = 5.0$ V (true open drain ports) . . . . .	76
Figure 31.	Typ. $V_{OL}$ @ $V_{DD} = 3.3$ V (high sink ports) . . . . .	76
Figure 32.	Typ. $V_{OL}$ @ $V_{DD} = 5.0$ V (high sink ports) . . . . .	76
Figure 33.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 3.3$ V (standard ports) . . . . .	77
Figure 34.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 5.0$ V (standard ports) . . . . .	77
Figure 35.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 3.3$ V (high sink ports) . . . . .	77
Figure 36.	Typ. $V_{DD} - V_{OH}$ @ $V_{DD} = 5.0$ V (high sink ports) . . . . .	77
Figure 37.	Typical NRST $V_{IL}$ and $V_{IH}$ vs $V_{DD}$ @ 4 temperatures. . . . .	78
Figure 38.	Typical NRST pull-up resistance $R_{PU}$ vs $V_{DD}$ @ 4 temperatures. . . . .	79
Figure 39.	Typical NRST pull-up current $I_{pu}$ vs $V_{DD}$ @ 4 temperatures. . . . .	79
Figure 40.	Recommended reset pin protection . . . . .	80
Figure 41.	SPI timing diagram where slave mode and CPHA = 0 . . . . .	82
Figure 42.	SPI timing diagram where slave mode and CPHA = 1 . . . . .	82
Figure 43.	SPI timing diagram - master mode . . . . .	83
Figure 44.	Typical application with I <sup>2</sup> C bus and timing diagram . . . . .	84
Figure 45.	ADC accuracy characteristics. . . . .	87
Figure 46.	Typical application with ADC . . . . .	87
Figure 47.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline . . . . .	91
Figure 48.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	

---

recommended footprint . . . . .	93
Figure 49. LQFP48 marking example (package top view) . . . . .	93
Figure 50. LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package outline . . . . .	94
Figure 51. LQFP44 - 44-pin, 10 x 10 mm low-profile quad flat package recommended footprint . . . . .	96
Figure 52. LQFP44 marking example (package top view) . . . . .	97
Figure 53. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline . . . . .	98
Figure 54. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint . . . . .	100
Figure 55. LQFP32 marking example (package top view) . . . . .	100
Figure 56. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline . . . . .	101
Figure 57. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint . . . . .	102
Figure 58. UFQFPN32 marking example (package top view) . . . . .	103
Figure 59. SDIP32 package outline . . . . .	104
Figure 60. SDIP32 marking example (package top view) . . . . .	105
Figure 61. STM8S105x4/6 access line ordering information scheme <sup>(1)</sup> . . . . .	108

## 1 Introduction

This datasheet contains the description of the device features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8S microcontroller memory, registers and peripherals, please refer to the STM8S microcontroller family reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8S Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

## 2 Description

The STM8S105x4/6 access line 8-bit microcontrollers offer from 16 to 32 Kbyte Flash program memory, plus integrated true data EEPROM. The STM8S microcontroller family reference manual (RM0016) refers to devices in this family as medium-density. All devices of the STM8S105x4/6 access line provide the following benefits: reduced system cost, performance and robustness, short development cycles, and product longevity.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k write/erase cycles and a high system integration level with internal clock oscillators, watchdog and brown-out reset.

Device performance is ensured by a 16 MHz CPU clock frequency and enhanced characteristics which include robust I/O, independent watchdogs (with a separate clock source), and a clock security system.

Short development cycles are guaranteed due to application scalability across common family product architecture with compatible pinout, memory map and modular peripherals.

Product longevity is ensured in the STM8S family thanks to their advanced core which is made in a state-of-the-art technology for applications with 2.95 V to 5.5 V operating supply.


Full documentation is offered as well as a wide choice of development tools.

**Table 1. STM8S105x4/6 access line features**

Device	STM8S105C6	STM8S105C4	STM8S105S6	STM8S105S4	STM8S105K6	STM8S105K4
Pin count	48	48	44	44	32	32
Maximum number of GPIOs	38	38	34	34	25	25
Ext. Interrupt pins	35	35	31	31	23	23
Timer CAPCOM channels	9	9	8	8	8	8
Timer complementary outputs	3	3	3	3	3	3
A/D Converter channels	10	10	9	9	7	7
High sink I/Os	16	16	15	15	12	12
Medium density Flash Program memory (byte)	32K	16K	32K	16K	32K	16K
Data EEPROM (bytes)	1024	1024	1024	1024	1024	1024
RAM (bytes)	2K	2K	2K	2K	2K	2K
Peripheral set	Advanced control timer (TIM1), General-purpose timers (TIM2 and TIM3), Basic timer (TIM4) SPI, I2C, UART, Window WDG, Independent WDG, ADC					

### 3 Block diagram

Figure 1. STM8S105x4/6 block diagram



## 4 Product overview

The following section provides an overview of the basic features of the device functional modules and peripherals.

For more detailed information please refer to the corresponding family reference manual (RM0016).

### 4.1 Central processing unit STM8

The 8-bit STM8 core is designed for code efficiency and performance.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

#### Architecture and registers

- Harvard architecture,
- 3-stage pipeline,
- 32-bit wide program memory bus - single cycle fetching for most instructions,
- X and Y 16-bit index registers - enabling indexed addressing modes with or without offset and read-modify-write type data manipulations,
- 8-bit accumulator,
- 24-bit program counter - 16-Mbyte linear memory space,
- 16-bit stack pointer - access to a 64 K-level stack,
- 8-bit condition code register - 7 condition flags for the result of the last instruction.

#### Addressing

- 20 addressing modes,
- Indexed indirect addressing mode for look-up tables located anywhere in the address space,
- Stack pointer relative addressing mode for local variables and parameter passing.

#### Instruction set

- 80 instructions with 2-byte average instruction size,
- Standard data movement and logic/arithmetic functions,
- 8-bit by 8-bit multiplication,
- 16-bit by 8-bit and 16-bit by 16-bit division,
- Bit manipulation,
- Data transfer between stack and accumulator (push/pop) with direct stack access,
- Data transfer using the X and Y registers or direct memory-to-memory transfers.

## 4.2 Single wire interface module (SWIM) and debug module (DM)

The single wire interface module and debug module permits non-intrusive, real-time in-circuit debugging and fast memory programming.

### SWIM

Single wire interface module for direct access to the debug module and memory programming. The interface can be activated in all device operation modes. The maximum data transmission speed is 145 bytes/ms.

### Debug module

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, also CPU operation can be monitored in real-time by means of shadow registers.

- R/W to RAM and peripheral registers in real-time
- R/W access to all resources by stalling the CPU
- Breakpoints on all program-memory instructions (software breakpoints)
- Two advanced breakpoints, 23 predefined configurations

## 4.3 Interrupt controller

- Nested interrupts with three software priority levels,
- 32 interrupt vectors with hardware priority,
- Up to 37 external interrupts on 6 vectors including TLI,
- Trap and reset interrupts

## 4.4 Flash program and data EEPROM memory

- Up to 32 Kbyte of Flash program single voltage Flash memory,
- Up to 1 Kbyte true data EEPROM,
- Read while write: writing in data memory possible while executing code in program memory,
- User option byte area.

### Write protection (WP)

Write protection of Flash program memory and data EEPROM is provided to avoid unintentional overwriting of memory that could result from a user software malfunction.

There are two levels of write protection. The first level is known as MASS (memory access security system). MASS is always enabled and protects the main Flash program memory, data EEPROM and option bytes.

To perform in-application programming (IAP), this write protection can be removed by writing a MASS key sequence in a control register. This allows the application to write to data EEPROM, modify the contents of main program memory or the device option bytes.

A second level of write protection, can be enabled to further protect a specific area of memory known as UBC (user boot code). Refer to the figure below.


The size of the UBC is programmable through the UBC option byte, in increments of 1 page (512 byte) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: up to 32 Kbyte minus UBC
- User-specific boot code (UBC): Configurable up to 32 Kbyte

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.

**Figure 2. Flash memory organization**



### Read-out protection (ROP)

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

## 4.5 Clock controller

The clock controller distributes the system clock (fMASTER) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

### Features

- **Clock prescaler:** to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **Master clock sources:** four different clock sources can be used to drive the master clock:
  - 1-16 MHz high-speed external crystal (HSE)
  - Up to 16 MHz high-speed user-external clock (HSE user-ext)
  - 16 MHz high-speed internal RC oscillator (HSI)
  - 128 kHz low-speed internal RC (LSI)
- **Startup clock:** After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- **Clock security system (CSS):** This feature can be enabled by software. If an HSE clock failure occurs, the internal RC (16 MHz/8) is automatically selected by the CSS and an interrupt can optionally be generated.
- **Configurable main clock output (CCO):** This outputs an external clock for use by the application.

**Table 2. Peripheral clock gating bit assignments in CLK\_PCKENR1/2 registers**

Bit	Peripheral clock						
PCKEN17	TIM1	PCKEN13	UART2	PCKEN27	Reserved	PCKEN23	ADC
PCKEN16	TIM3	PCKEN12	Reserved	PCKEN26	Reserved	PCKEN22	AWU
PCKEN15	TIM2	PCKEN11	SPI	PCKEN25	Reserved	PCKEN21	Reserved
PCKEN14	TIM4	PCKEN10	I2C	PCKEN24	Reserved	PCKEN20	Reserved

## 4.6 Power management

For efficient power management, the application can be put in one of four different low-power modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- **Wait mode:** In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- **Active halt mode with regulator on:** In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- **Active halt mode with regulator off:** This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- **Halt mode:** In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

## 4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

### Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

1. Timeout: At 16 MHz CPU clock the time-out period can be adjusted between 75 µs up to 64 ms.
2. Refresh out of window: The downcounter is refreshed before its value is lower than the one stored in the window register.

### Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60 µs to 1 s.

## 4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode,
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock,
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration.

## 4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

## 4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

## 4.11 TIM2, TIM3 - 16-bit general purpose timers

- 16-bit auto reload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- Timers with 3 or 2 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 2 or 3 x input capture/output compare, 1 x overflow/update

## 4.12 TIM4 - 8-bit basic timer

- 8-bit auto reload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update

**Table 3. TIM timer features**

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complementary outputs	Ext. trigger	Timer synchronization/chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	No
TIM2	16	Any power of 2 from 1 to 32768	Up	3	0	No	
TIM3	16	Any power of 2 from 1 to 32768	Up	2	0	No	
TIM4	8	Any power of 2 from 1 to 128	Up	0	0	No	

## 4.13 Analog-to-digital converter (ADC1)

The STM8S105x4/6 products contain a 10-bit successive approximation A/D converter (ADC1) with up to 10 multiplexed input channels and the following main features:

- Input voltage range: 0 to VDD
- Conversion time: 14 clock cycles
- Single and continuous and buffered continuous conversion modes
- Buffer size ( $n \times 10$  bits) where  $n$  = number of input channels
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

*Note:* Additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC\_DRH/ADC\_DRL registers.

## 4.14 Communication interfaces

The following communication interfaces are implemented:

- UART1: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA mode, single wire mode, LIN2.1 master capability
- SPI: Full and half-duplex, 8 Mbit/s
- I<sup>2</sup>C: Up to 400 kbit/s

### 4.14.1 UART2

#### Main features

- 1 Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN master mode
- LIN slave mode

#### Asynchronous communication (UART mode)

- Full duplex communication - NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (fCPU/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
- Two receiver wakeup modes:
  - Address bit (MSB)
  - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

#### Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (fCPU/16)

#### LIN master mode

- Emission: Generates 13-bit synch. break frame
- Reception: Detects 11-bit break frame

### LIN slave mode

- Autonomous header handling - one single interrupt per valid message header
- Automatic baud rate synchronization - maximum tolerated initial clock deviation  $\pm 15\%$
- Synch delimiter checking
- 11-bit LIN synch break detection - break detection always active
- Parity check on the LIN identifier field
- LIN error management
- Hot plugging support

### 4.14.2 SPI

- Maximum speed: 8 Mbit/s ( $f_{MASTER}/2$ ) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation - selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave/master selection input pin

### 4.14.3 I<sup>2</sup>C


- I<sup>2</sup>C master features:
  - Clock generation
  - Start and stop generation
- I<sup>2</sup>C slave features:
  - Programmable I<sup>2</sup>C address detection
  - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
- Supports different communication speeds:
  - Standard speed (up to 100 kHz)
  - Fast speed (up to 400 kHz)

## 5 Pinout and pin description

Table 4. Legend/abbreviations for pin description tables


Type	I= Input, O = Output, S = Power supply	
Level	Input	CM = CMOS
	Output	HS = High sink
Output speed	O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset	
Port and control configuration	Input	float = floating, wpu = weak pull-up
	Output	T = True open drain, OD = Open drain, PP = Push pull
Reset state	Bold X (pin state after internal reset release). Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release.	

Figure 3. LQFP48 pinout




1. (HS) high sink capability.
2. (T) True open drain (P-buffer and protection diode to V<sub>DD</sub> not implemented).
3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

Figure 4. LQFP44 pinout



1. (HS) high sink capability.
2. (T) True open drain (P-buffer and protection diode to V<sub>DD</sub> not implemented).
3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

Figure 5. UFQFPN32/LQFP32 pinout



1. (HS) high sink capability.
2. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).