

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









### STMPE16M31PX


S-Touch® 16-channel touchkey controller with proximity sensing

#### **Features**

- Up to 16 capacitive sensor inputs
- Independent and configurable automatic calibration on all channels
- Proximity sensing capability for over 3 cm distance
- 15 fF resolution, 512 steps with 30 pF autotuning
- Up to 30 pF external reference capacitor
- PWM and GPIO:
  - Up to 16 general purpose inputs/outputs
  - 8 independent PWM controllers, up to 16 PWM outputs
  - 12 mA sourcing/sinking on GPIO for LED driving (at 3.3 V V<sub>IO</sub>)
  - Maximum source/sink current 120 mA
- Operating voltage:
  - 1.65 1.95 V (V<sub>CC</sub>, internally supplied)
  - 2.7-5.5 V(V<sub>IO</sub>)
- Low operating current: 300 μA in active mode, 40 μA in sleep mode and 5 μA in hibernate mode
- I<sup>2</sup>C interface (up to 400 kHz). I<sup>2</sup>C is 3.3 V tolerant
- 8 kV HBM ESD protection on all sensing pins

## **Applications**

- Multimedia bars in notebook computers
- Portable media players and game consoles
- Mobile phones and smartphones



### **Description**

The STMPE16M31PX capacitive touchkey controllers offer highly versatile and flexible capacitive sensing capabilities in one single chip.

The devices integrate up to 16 capacitive sensing channels which are highly sensitive and noise tolerant. Eight independent PWM controllers allow to control up to 16 LEDs with brightness control, ramping and blinking capabilities. The I<sup>2</sup>C interface supports up to 400 kHz communication with the system host. A very wide dynamic range allows most applications to work without hardware tuning.

A single STMPE16M31PX device can be used to implement a complete notebook multimedia control bar with eight capacitive touchkeys, proximity sensor with sensitivity up to 5 cm and eight independently controlled LED.

Table 1. Device summary

Order code	Package	Packaging	
STMPE16M31PXQTR	QFN32 (4 x 4 mm)	Tape and reel	

January 2011 Doc ID 17058 Rev 2 1/75

Contents STMPE16M31PX

# **Contents**

1	Pin as	ssignment	4
	1.1	Power scheme	9
	1.2	Power states	9
2	I <sup>2</sup> C in	terface module	10
	2.1	Device operation	10
3	Read	operations	14
4	Write	operations	15
	4.1	Write operations for one or more bytes	15
5		ral call address 1	
6	Regis	ster map and function description	17
7	Syste	em controller	21
	7.1	Interrupt system	25
8	Interr	upt service routine	32
9	GPIO	controller	33
10	PWM	array controller	37
1,1	PWM	controller	39
	11.1	PWM function register map	39
12	Basic	PWM programming	<b>4</b> 5
	12.1	Interrupt on basic PWM controller	47
13	Touch	n sensor controller	18
	13.1	Sampling rate calculation	49
	13.2	Sensor resolution	50

STMPE16M31PX	Contents

	13.3Auto tuning5013.4Locked impedance5213.5Calibration5213.6Definition of data accessible through channel data register59
14	Touchkey and proximity sensing controller 60
15	Maximum rating
	15.1 Recommended operating conditions
16	DC electrical characteristics70
	16.1 Capacitive sensor specification
17	Package mechanical data
005019	Touchkey and proximity sensing controller 60  Maximum rating 69  15.1 Recommended operating conditions 69  DC electrical characteristics 70  16.1 Capacitive sensor specification 71  Package mechanical data 72  Revision history 81

Pin assignment STMPE16M31PX

#### Pin assignment 1

STMPE16M31PX pin out Figure 1.




Table 2. STMPE16M31PX pin description

	Pin number	Pin name	Voltage domain	Description
	1	GPIO-0	VIO	GPIO / capacitive sense
	2	GPIO-1	VIO	GPIO / capacitive sense
-1050	3	GPIO-2	VIO	GPIO / capacitive sense
Ob	4	GND	-	Ground
	5	VIO	-	I/O supply
	6	GPIO-3	VIO	GPIO / capacitive sense
	7	GPIO-4	VIO	GPIO / capacitive sense
	8	GPIO-5	VIO	GPIO / capacitive sense
	9	GPIO-6	VIO	GPIO / capacitive sense
	10	GPIO-7	VIO	GPIO / capacitive sense
	11	GND	-	Ground
	12	VIO	-	I/O supply
	13	VCC	-	


STMPE16M31PX Pin assignment

Table 2. STMPE16M31PX pin description (continued)

	Pin number	Pin name	Voltage domain	Description
	14	INT	VCC	Open drain interrupt output. This pin should be pulled to VCC or GND, depending on polarity of interrupt used. This pin must not be left floating.
	15	Address 0	VCC	I <sup>2</sup> C address 0
	16	SCL	VCC	I <sup>2</sup> C clock
	17	SDA	VCC	I <sup>2</sup> C data
	18	RESET_N	VCC	Active low reset signal
	19	Address 1	VCC	I <sup>2</sup> C address 1
	20	CRef	VCC	Reference capacitor
	21	GND	VCC	Ground
	22	GPIO-8	VIO	GPIO / capacitive sense
	23	GPIO-9	VIO	GPIO / capacitive sense
	24	VIO	-10/2	I/O supply
	25	GPIO-10	VIO	GPIO / capacitive sense
	26	GPIO-11	VIO	GPIO / capacitive sense
	27	GPIO-12	VIO	GPIO / capacitive sense
	28	GPIO-13	VIO	GPIO / cap sense
	29	VIO	-	I/O supply
	30	GND	-	I/O voltage supply
	31	GPIO-14	VIO	GPIO / capacitive sense
ete	32	GPIO-15	VIO	GPIO / capacitive sense

Pin assignment STMPE16M31PX

Figure 2. Block diagram



STMPE16M31PX Pin assignment

Embedded controller

RST INT SCLK SDAT

Sensor 0 -7

PWM 0 -7

Ref

Indicator LEDs

Figure 3. Sample application - notebook multimedia bar

Table 3. Limitations on intrinsic capacitance on PCB / flexi PCB<sup>(1)</sup>

005018	Cmax-Cmin (Difference between highest and lowest channel capacitance)	Стах	Matching capacitors
	< 30 pF	< 30 pF	Not required
	<3 0 pF	> 30 pF, < 60 pF	Cref of up to 30 pF required
	> 30 pF, < 60 pF	> 30 pF, < 60 pF	Cref of up to 30 pF required Channel matching capacitance of up to 25 pF required
	> 60 pF	> 60 pF	PCB optimization required


For small PCBs, it is possible to operate the device with CRef left unconnected. However, without a small
capacitance at this pin, the capacitive sensing operation tends to be noisier. It is recommended that a
capacitor of 10 pF to be connected to this pin.

Pin assignment STMPE16M31PX

### 1.1 Power scheme

The STMPE16M31PX is powered by a 2.7- 5.5 V supply. An internal voltage regulator regulates this supply into 1.8 V for core operation. It is recommended to connect a 1  $\mu F$  capacitor at  $V_{CC}$  pin for filtering purpose. The  $V_{IO}$  powers all GPIOs directly, if any LED driving is required on the GPIO, the  $V_{IO}$  should be at least 3.3 V.

Figure 4. Power supply scheme



### 1.2 Power states

The STMPE16M31PX operate in 3 states. *Table 4* illustrates the capability of the device in each of the power states.

Table 4. Functions available in each power state

)	Hibernate	Sleep	Active
I <sup>2</sup> C	Yes	Yes	Yes
GPIO hotkey	Yes	Yes	Yes
PWM	No	Yes	Yes
Capacitive sensing	No	Slow	Yes
Proximity sensor	No	No	Yes

STMPE16M31PX I<sup>2</sup>C interface module

## 2 I<sup>2</sup>C interface module

The STMPE16M31PX has 2 physical I<sup>2</sup>C address pins, allowing 4 different I<sup>2</sup>C address settings.

Table 5. I<sup>2</sup>C address pins

Address 1	Address 0	I <sup>2</sup> C address
0	0	0x58
0	1	0x59
1	0	0x5A
1	1	0x5B

The features that are supported by the I<sup>2</sup>C interface module are the following ones:

- I<sup>2</sup>C slave device
- Operates at V<sub>CC</sub>
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100 kbps) and fast (up to 400 kbps) modes
- 7-bit and 10-bit device addressing modes
- General call
- Start/restart/stop

The features that are not supported are:

- Hardware general call
- CBUS compatibility
- High-speed (3.4 Mbps) mode

## 2.1 Device operation

#### Start condition

A Start condition is identified by a falling edge of SDA while SCL is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

#### Stop condition

A Stop condition is identified by a rising edge of SDA while SCL is stable at high state. A Stop condition terminates the communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I<sup>2</sup>C transaction. A Stop condition at the end of a write command stops the write operation to registers.

I<sup>2</sup>C interface module STMPE16M31PX

#### Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDA after sending eight bits of data. During the ninth bit, the receiver pulls the SDA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDA in high state if it would to *not* acknowledge the receipt of the data.

#### **Data input**

The device samples the data input on SDA on the rising edge of the SCL. The SDA signal must be stable during the rising edge of SCL and the SDA signal must change only when SCL is driven low.

#### Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and be followed by the slave device address. Accompanying the slave device address, there is a Read $\sqrt{W}$  bit (R/W). The bit is set to 1 for Read and 0 for Write operation.

If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9<sup>th</sup> bit time. If there is no match, it deselects itself from the bus by not responding to the transaction. The register memory map of the device is 8-bit address width. Therefore, the maximum number of register is 256 registers of 8-bit width.

Table 6 illustrates the device operating modes that are supported.

Table 6. Device operation modes

	Mode	Bytes	Initial sequence
			START, Device Address, R/W =0, Base register Address to be read
	Read	≥1	ReSTART, Device Address, R/W =1, Data Read, STOP
	46 Plo		If no STOP is issued, the Data Read can be continuously preformed. The address is automatically incremented on subsequent data read.
1000	,		START, Device Address, R/W =0, Register Address to be written, Data Write, STOP
Op	Write	≥1	If no STOP is issued, the Data Write can be continuously performed. The address is automatically incremented on subsequent write.




Figure 5. Read and write modes (random and sequential)

I<sup>2</sup>C interface module STMPE16M31PX




Figure 6. Flow diagram for read and write modes

STMPE16M31PX Read operations

## 3 Read operations

#### Read operations for one or more bytes

A write is first performed to load the base register address into the address counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the  $R/\overline{W}$  bit set to 1. The slave device acknowledges and outputs the content of the addressed byte. If no more data is to be read, the bus master must not acknowledge the byte and terminates the transfer with a Stop condition.

If the bus master acknowledges the data byte, then it can continue to perform the data reading. To terminate the stream of data byte, the bus master must not acknowledge the last output byte and follow by a Stop condition. The data fetched are from consecutive addresses. After the last memory address, the Address Counter 'rolls-over' and the device continue to output data from the memory address of 0x00.

#### Acknowledgement in read operation

For the above read command, the slave device waits, after each byte read, for an acknowledgement during the 9th bit time. If the bus master does not drive the SDA to low state (no acknowledgement by the master), then the slave device terminates and switches back to its idle mode, waiting for the next command.

Write operations STMPE16M31PX

## 4 Write operations

### 4.1 Write operations for one or more bytes

A write is first performed to load the base register address into the Address Counter without sending a Stop condition. After the bus master receives an acknowledgement from the slave device, it may start to send a data byte to the register (pointed by the Address Counter). The slave device again acknowledges and the bus master terminates the transfer with a Stop condition.

If the bus master would like to continue to write more data, it can just continue write operation without issuing the Stop condition. After the bus master writes the last data byte and the slave device acknowledges the receipt of the last data, the bus master may terminate the write operation by sending a Stop condition. When the Address Counter reaches the last memory address, it 'rolls-over' on the next data byte write.

14/75 Doc ID 17058 Rev 2

STMPE16M31PX General call address

### 5 General call address

A general call address is a transaction with the slave address of 0x00 and  $R/\overline{W} = 0$ . When a general call address is made, the GPIO expander responds to this transaction with an acknowledgement and behaves as a slave-receiver mode. The meaning of a general call address is defined in the second byte sent by the master-transmitter.

Table 7. Definition of the second byte of the I<sup>2</sup>C transaction

R/W	Second byte value	Definition
0	0x06	2-byte transaction in which the second byte tells the slave device to perform a soft reset and write (or latch in) the 2-bit programmable part of the slave address.
0	0x04	2-byte transaction in which the second byte tells the slave device not to perform a soft reset and write (or latch in) the 2-bit programmable part of the slave address.
0	0x00	Not allowed as second byte.

Note: All other second byte values will be ignored.

Note: Please allow a gap of approximately 2 µs gap before the next I2C transaction after the

General Call of 0x04 or 0x06.

Josoleite Producils

# 6 Register map and function description

This section lists and describes the registers of the STMPE16M31PX device, starting with a register map and then provides detailed descriptions of register types.

Table 8. Register map

	Address	ddress Register name		I <sup>2</sup> C	Register function
	0x00	CHIP_ID	0x2431	R	CHIP identification number MSB: 0x24, LSB: 0x32
	0x02	ID_VER	0x03	R	Version of device Engineering samples: 0x01, 0x02 Final silicon: 0x03
	0x03	SYSCON-1	0x00	RW	General system control
	0x04	SYSCON-2	0xFE	RW	Sensor and PWM clock divider
	0x06	INT_CTRL	0x00	RW	Interrupt control
	0x08	INT_STA	0x00	RW	Interrupt status
	0x09	INT_EN	0x00	RW	Interrupt enable
	0x0A	GPIO_INT_STA	0x0000	RW	Interrupt status GPIO
	0x0C	GPIO_INT_EN	0x0000	RW	Interrupt enable GPIO
	0x0E	PWM_INT_STA	0x00	RW	Interrupt status PWM
	0x0F	PWM_INT_EN	0x00	RW	Interrupt enable PWM
	0x10	GPIO_DIR	0x0000	RW	GPIO direction setting
	0x12	GPIO_MP_STA	0x0000	R	GPIO pin state monitor
	0x14	GPIO_SET_PIN	0x0000	RW	GPIO set pin state
	0x16	GPIO_ALT_FUN	0x0000	RW	GPIO alternate function
7/6	0x20	GPIO_0_PWM_CFG	0x00	RW	Configures PWM output of GPIO-0
Obsole	0x21	GPIO_1_PWM_CFG	0x00	RW	Configures PWM output of GPIO-1
0.	0x22	GPIO_2_PWM_CFG	0x00	RW	Configures PWM output of GPIO-2
	0x23	GPIO_3_PWM_CFG	0x00	RW	Configures PWM output of GPIO-3
	0x24	GPIO_4_PWM_CFG	0x00	RW	Configures PWM output of GPIO-4
	0x25	GPIO_5_PWM_CFG	0x00	RW	Configures PWM output of GPIO-5
	0x26	GPIO_6_PWM_CFG	0x00	RW	Configures PWM output of GPIO-6

16/75 Doc ID 17058 Rev 2

Table 8. Register map (continued)

	Address	Register name	Reset value	I <sup>2</sup> C	Register function
	0x27	GPIO_7_PWM_CFG	0x00	RW	Configures PWM output of GPIO-7
	0x28	GPIO_8_PWM_CFG	0x00	RW	Configures PWM output of GPIO-8
	0x29	GPIO_9_PWM_CFG	0x00	RW	Configures PWM output of GPIO-9
	0x2A	GPIO_10_PWM_CFG	0x00	RW	Configures PWM output of GPIO-10
	0x2B	GPIO_11_PWM_CFG	0x00	RW	Configures PWM output of GPIO-11
	0x2C	GPIO_12_PWM_CFG	0x00	RW	Configures PWM output of GPIO-12
	0x2D	GPIO_13_PWM_CFG	0x00	RW	Configures PWM output of GPIO-13
	0x2E	GPIO_14_PWM_CFG	0x00	RW	Configures PWM output of GPIO-14
	0x2F	GPIO_15_PWM_CFG	0x00	RW	Configures PWM output of GPIO-15
	0x30	PWM_MASTER_EN	0x00	RW	PWM master enable
	0x40	PWM_0_SET	0x00	RW	PWM0 setup
	0x41	PWM_0_CTRL	0x00	RW	PWM0 control
	0x42	PWM_0_RAMP_RATE	0x00	RW	PWM0 ramp rate
	0x43	PWM_0_TRIG	0x00	RW	PWM0 trigger
	0x44	PWM_1_SET	0x00	RW	PWM1 setup
	0x45	PWM_1_CTRL	0x00	RW	PWM1 control
	0x46	PWM_1_RAMP_RATE	0x00	RW	PWM1 ramp rate
16	0x47	PWM_1_TRIG	0x00	RW	PWM1 trigger
60,	0x48	PWM_2_SET	0x00	RW	PWM2 setup
000	0x49	PWM_2_CTRL	0x00	RW	PWM2 control
	0x4A	PWM_2_RAMP_RATE	0x00	RW	PWM2 ramp rate
	0x4B	PWM_2_TRIG	0x00	RW	PWM2 trigger
	0x4C	PWM_3_SET	0x00	RW	PWM3 setup
	0x4D	PWM_3_CTRL	0x00	RW	PWM3 control
	0x4E	PWM_3_RAMP_RATE	0x00	RW	PWM3 ramp rate
	0x4F	PWM_3_TRIG	0x00	RW	PWM3 trigger
	0x50	PWM_4_SET	0x00	RW	PWM4 setup
	0x51	PWM_4_CTRL	0x00	RW	PWM4 control
	0x52	PWM_4_RAMP_RATE	0x00	RW	PWM4 ramp rate

**577** 

Table 8. Register map (continued)

Table 8. Register map (continued)						
Address	Register name	Reset value	I <sup>2</sup> C	Register function		
0x53	PWM_4_TRIG	0x00	R/W	PWM4 trigger		
0x54	PWM_5_SET	0x00	R/W	PWM5 setup		
0x55	PWM_5_CTRL	0x00	R/W	PWM5 control		
0x56	PWM_5_RAMP_RATE	0x00	R/W	PWM5 ramp rate		
0x57	PWM_5_TRIG	0x00	R/W	PWM5 trigger		
0x58	PWM_6_SET	0x00	R/W	PWM6 setup		
0x59	PWM_6_CTRL	0x00	R/W	PWM6 control		
0x5A	PWM_6_RAMP_RATE	0x00	R/W	PWM6 ramp rate		
0x5B	PWM_6_TRIG	0x00	R/W	PWM6 trigger		
0x5C	PWM_7_SET	0x00	R/W	PWM7 setup		
0x5D	PWM_7_CTRL	0x00	R/W	PWM7 control		
0x5E	PWM_7_RAMP_RATE	0x00	R/W	PWM7 ramp rate		
0x5F	PWM_7_TRIG	0x00	R/W	PWM7 trigger		
0x70	CAP_SEN_CTRL	0x00	R/W	Capacitive sensor control		
0x71	RATIO_ENG_REPT_C TRL	0x00	R/W	Ratio engine report control (only available in final silicon)		
0x72	CH_SEL	0x00000000	R/W	Selects active capacitive channels		
0x76	CAL_INT	0x00	R/W	10 ms – 64 s calibration interval		
0x77	CAL_MOD	0x00	R/W	Selects calibration model		
0x78	MAF_SET	0x00	R/W	Control of median averaging filter		
0x7C	DATA_TYPE	0x00	R/W	Selects type of data available in channel data ports.  0x01: TVR  0x02: EVR  0x03: Channel delay  0x04: Impedance (13-bit)  0x05:Calibrated Impedance (13-bit)  0x06:Locked impedance (13-bit)		
0x90	KEY_PROX_CTRL	0x00	R/W	General key filter control		
0x92	KEY_FILT_GROUP-1	0x00000000	R/W	Define channels included in key filter group 1		
0x96	PROX_CFG	0x00	R/W	proximity configuration register		
0x97	PTVR	0x00	R/W	TVR used for proximity sensing		
0x98	PEVR	0x00	R/W	EVR used for proximity sensing and forced proximity calibration		

18/75 Doc ID 17058 Rev 2

Table 8. Register map (continued)

Address	Register name	Reset value	I <sup>2</sup> C	Register function
0xB1	PEPort1	0x00	R	Proximity data 1
0xBO	PEPort0	0x00	R	Proximity data O
0x9A	KEY_FILT_DATA	0x00000000		Filtered touchkey data
0xB4	TOUCH_DET	0x00000000	R	Touch detection register (real time)
0xC0	CH_DATA-0	0x0000		
0xC2	CH_DATA-1	0x0000		
0xC4	CH_DATA-2	0x0000		
0xC6	CH_DATA-3	0x0000		Producile
0xC8	CH_DATA-4	0x0000		11/00
0xCA	CH_DATA-5	0x0000		000
0xCC	CH_DATA-6	0x0000	4	010
0xCE	CH_DATA-7	0x0000	R	
0xD0	CHDATA-8	0x0000		Channel data according to d type setting
0xD2	CH_DATA-9	0x0000		, type coming
0xD4	CH_DATA-10	0x0000		
0xD6	CH_DATA-11	0x0000		
0xD8	CH_DATA-12	0x0000		
0xDA	CH_DATA-13	0x0000		
0xDC	CH_DATA-14	0x0000		
0xDE	CH_DATA-15	0x0000		
0xE0	CH_DATA-16	0x0000		

System controller STMPE16M31PX

## 7 System controller

The system controller contains the registers that control the following functions:

- Device identification
- Version identification
- Power state management
- Clock speed management
- Clock gating to various modules

Table 9. System controller registers

	Address	Register name	Reset value	R/W	Description
	0x00	CHIP_ID	0x2432	R	CHIP identification number MSB: 0x24, LSB: 0x32
	0x02	ID_VER	0x03	R	Version of device
	0x03	SYSCON-1	0x00	RW	General system control
	0x04	SYSCON-2	0xFE	RW	Sensor and PWM clock divider
Obsole	te Pr	oducils	000		

STMPE16M31PX System controller

#### SYSCON-1

#### **General system control**

 Address:
 0x03

 Type:
 R/W

 Reset:
 0x00

**Description:** The general system control register (SYSCON-1) controls the operation state and

clock speed of the device.

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	CLKSPD	SLEEP_EN	Reserved	SOFT_RST	HIBRNT
RW	RW	RW	RW	RW	RW	RW	RW
1	1	1	1	1	1	1	0

[7:5] RESERVED: Do not write to these bits. Reads '0'. Writing '1' to these bits may result in unpredictable behaviour.

[4] CLKSPD: Selects the macro engine's speed.

0: 2 MHz

1: RESERVED

[3] SLEEP\_EN: Enable or disable the sleep mode. Under all operating conditions, this bit should be set to '0'.

1: Enable the touch sensor's sleep mode

0: Disable the touch sensor's sleep mode

[2] RESERVED: Do not write to these bits. Reads '0'.

[1] SOFT\_RST: Soft reset.

1: To perform soft reset.

[0] HIBRNT: Hibernate.

1: To force the device to hibernate mode.

Josoleite P

System controller STMPE16M31PX

#### SYSCON-2

#### Sensor and PWM clock divider

Address: 0x04 R/W Type: 0xFE Reset:

Sensor and PWM clock divider. The SYSCON-2 register controls the sensor and **Description:** 

PWM clock speed, and the clock gating of various functional modules.

This bit will always read '0'. as the I2C transaction to read this bit will wake up the

device from hibernate mode.

5 3 2

SCLK_DIV	PCLK_DIV	GPIO_CLK PWM_CLK		CS_CLK			
RW	RW	R	RW				
1	1	1		0			
[7:5] SCLK_DIV: Sensor clock divider. 000, 001: RESERVED 010 : 32 (to be used only if load capacitance is < 30 pF)							

010 : 32 (to be used only if load capacitance is < 30 pF) 250/ei

011:64 100: 128 101: 256 110: 512 111: 1024

Sensor clock is 2 MHz / ( PRBS\_Factor \* SCLK\_DIV[2:0] )

PRBS factor is a pseudo-random sequence of number, ranging from 1-8. This is used to reduce the effect of surrounding EMI on the sensor. Average of this factor is approximately 2.5

Effective sampling rate is 2 MHz/ (2.5\*SCLK\_DIV[2:0]).

Maximum total sampling rate: 2MHz/(2.5\*64) = 12.5 kHz Minimum total sampling rate: 2 MHz/(2.5\*1024) = 780 Hz

If N channel is active, the per-channel sampling rate is "total sampling rate / N".

Maximum channel sampling rate = 12.5 kHz/24 = 521 Hz

[4:3] PCLK\_DIV: PWM clock divider 00 for 16 kHz 11 for 128 kHz

STMPE16M31PX System controller

[2] PMW\_CLK: PWM clock disable

Write "1" to disable the clock to PWM module.

When clock to PWM module is disabled, access to PWM module register will not work correctly.

[1] GPIO\_CLK: GPIO clock disable

Write "1" to diWrite "1" to disable the clock to GPIO module.

When clock to GPIO module is disabled, access to GPIO module register will not work correctly.

[0] CS\_CLK: Capacitive sensor clock disable

Write "1" to disable the clock to capactive sensor module

obsolete Product(s). Obsolete Product(s) When clock to touch module is disabled, access to touch module registers will not work

STMPE16M31PX **System controller** 

#### 7.1 **Interrupt system**

This module controls the interruption to the host based on the activity of other modules in the system, such as the capacitive sensing, GPIO and PWM modules.

Figure 7. Interrupt system




Table 10. Interrupt system registers

	<u> </u>			
Address	Register name	Reset value	R/W	Description
0x06	INT_CTRL	0x00	RW	Interrupt control register
0x08	INT_STA	0x00	RW	Interrupt status register
0x09	INT_EN	0x00	RW	Interrupt enable register
0x0A	GPIO_INT_STA	0x0000	RW	Interrupt status GPIO register
0x0C	GPIO_INT_EN	0x0000	RW	Interrupt enable GPIO register
0x0E	PWM_INT_STA	0x00	RW	Interrupt status PWM register
0x0F	PWM_INT_EN	0x00	RW	Interrupt enable PWM register

STMPE16M31PX System controller

INT\_CTRL

Interrupt control register

Address: 0x06 R/W Type: Reset: 0x00

**Description:** SYSCON3 controls the interrupt signal generation.

7 5

			<u> </u>			<u> </u>	
RESERVED					INT_POL	INT_TYPE	INT_EN
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0
Obsole	0: Active 1: Active 1: NT_TY 0: Level 1: Edge [0] INT_EN 1: Enab	DL: Interrupt poelow e high PE: Interrupt to trigger trigger I: Interrupt ena	elarity rigger type ble	DOSON	eteP	COGING	