

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## **STMPE1801**

Xpander Logic™

## 18-bit enhanced port expander with keypad controller

#### **Features**

- 18 GPIOs configurable as GPI, GPO, keypad matrix, special key or dedicated key function
- Operating voltage: 1.65 3.6 V
- Hardware keypad controller (KPC) (10 x 8 matrix with 4 optional dedicated keys maximum)
- Keypad controller capable of detecting keypress in hibernation mode
- Interrupt output (open drain) pin
- Advanced power management system
- Ultra-low standby mode current
- Programmable pull-up resistors for all GPIO pins
- ESD performance on GPIO pins:
  - ± 8 kV human body model (JESD22 A114-C)
- ESD performance on V<sub>CC</sub>, GND, INT<sub>B</sub>, R<sub>STB</sub>, SCL, SDA pins:
  - ± 3 kV human body model (JESD22 A114-C)



#### **Description**

The STMPE1801 is a GPIO (general purpose input/output) port expander capable of interfacing a main digital ASIC via the two-line bidirectional bus (I<sup>2</sup>C). A separate GPIO expander IC is often used in mobile multimedia platforms to resolve the problem of the limited number of GPIOs typically available on digital engines.

The STMPE1801 offers high flexibility, as each I/O can be configured as input, output, special key, keypad matrix or dedicated key function. This device is designed to include very low quiescent current, and a wakeup feature for each I/O, to optimize the power consumption of the device. Potential applications for the STMPE1801 include portable media players, game consoles, mobile and smart phones.

Table 1. Device summary

Order code	Package	Packaging
STMPE1801BJR	Flip-chip CSP 25 (2.03 x 2.03 mm) 0.4 mm pitch	Tape and reel

Contents STMPE1801

## **Contents**


1	Bloc	k diagram
2	Pin	settings 5
	2.1	Pin connection 5
	2.2	Pin description
	2.3	GPIO pin functions
3	Max	imum ratings
	3.1	Absolute maximum ratings
	3.2	Thermal data 8
4	Elec	trical specification 9
	4.1	DC electrical characteristics
	4.2	Input/Output DC electrical characteristics
5	Regi	ister address
6	I2C	specification14
	6.1	I2C related pins 14
	6.2	I2C addressing
	6.3	Start condition
	6.4	Stop condition
	6.5	Acknowledge bit (ACK)
	6.6	Data input
	6.7	Memory addressing
	6.8	Operation modes
	6.9	General call address
7	Syst	em controller18
	7.1	System level registers
	7.2	States of operation
		7.2.1
		7.2.2 Keypress detect in the Hibernate mode 21

8			Clocking system	22				
		8.0.1	Clock source	. 22				
		8.0.2	Power mode programming sequence	. 23				
9	Inter	rupt sy:	stem	24				
	9.1	Interru	pt system register map	25				
	9.2	Interru	pt latency for the GPIO hot keys	25				
	9.3	Progra	amming sequence	31				
10	GPIC	) contro	oller	32				
	10.1	GPIO (	control registers	33				
		10.1.1	Bit description	. 33				
	10.2	Hotkey	y feature	34				
		10.2.1	Programming sequence for Hotkey	. 34				
		10.2.2	Minimum pulse width	. 34				
11	Keyp	Keypad controller						
	11.1	Keypa	d configurations	38				
	11.2	Keypa	d controller registers	40				
	11.3	Data re	egisters	46				
	11.4	Keypa	d combination key registers	50				
	11.5	Using	the keypad controller	51				
		11.5.1	Ghost key handling	. 51				
		11.5.2	Key detection priority	. 51				
		11.5.3	Keypad wakeup from Hibernate mode	. 52				
		11.5.4	Keypad controller combination key interrupt	. 52				
12	Misc	ellaneo	ous features	53				
	12.1	Reset		53				
13	Pack	age me	echanical data	54				
14	Revis	sion his	story	59				

Block diagram STMPE1801

# 1 Block diagram






STMPE1801 Pin settings

# 2 Pin settings

#### 2.1 Pin connection

Figure 2. Pin connection (top-through view)



## 2.2 Pin description

Table 2. Pin description

Pin number	Туре	Symbol	Name and function
D4	I/O	GPIO0	GPIO0/ROW0
C4	I/O	GPIO1	GPIO1/ROW1
A4	I/O	GPIO2	GPIO2/ROW2
E5	I/O	GPIO3	GPIO3/ROW3
D5	I/O	GPIO4	GPIO4/ROW4
C5	I/O	GPIO5	GPIO5/ROW5
B5	I/O	GPIO6	GPIO6/ROW6
A5	I/O	GPIO7	GPIO7/ROW7
E4	I/O	GPIO8	GPIO8/COL0
А3	I/O	GPIO9	GPIO9/COL1
В3	I/O	GPIO10	GPIO10/COL2

Pin settings STMPE1801

Table 2. Pin description (continued)

Pin number	Туре	Symbol	Name and function
C3	I/O	GPIO11	GPIO11/COL3
D3	I/O	GPIO12	GPIO12/COL4
E3	I/O	GPIO13	GPIO13/COL5
A2	I/O	GPIO14	GPIO14/COL6
B2	I/O	GPIO15	GPIO15/COL7
C2	I/O	GPIO16	GPIO16/COL8
D2	I/O	GPIO17	GPIO17/COL9
E1	0	INTB	Open drain interrupt output pin. Programmable active low (a pull-up resistor is required) or active high (a pull-down resistor is required). Fail safe. Pull to V <sub>CC</sub> if not in use.
A1	I	RSTB	External reset input. Active low. Fail safe. Reset pulse width must be more than 500 µs to be valid.
C1	Α	SDA	I <sup>2</sup> C data. Fail safe
D1	Α	SCL	I <sup>2</sup> C clock. Fail safe
B4	-	NC	No connect
B1	-	V <sub>CC</sub>	Power supply
E2	-	GND	Ground

## 2.3 GPIO pin functions

Table 3. GPIO pin function

Name	Primary function	Alternate function
GPIO0	GPIO	Keypad row 0
GPIO1	GPIO	Keypad row 1
GPIO2	GPIO	Keypad row 2
GPIO3	GPIO	Keypad row 3
GPIO4	GPIO	Keypad row 4
GPIO5	GPIO	Keypad row 5
GPIO6	GPIO	Keypad row 6
GPIO7	GPIO	Keypad row 7
GPIO8	GPIO	Keypad column 0
GPIO9	GPIO	Keypad column 1
GPIO10	GPIO	Keypad column 2
GPIO11	GPIO	Keypad column 3
GPIO12	GPIO	Keypad column 4

STMPE1801 Pin settings

Table 3. GPIO pin function

Name	Primary function	Alternate function
GPIO13	GPIO	Keypad column 5
GPIO14	GPIO	Keypad column 6
GPIO15	GPIO	Keypad column 7
GPIO16	GPIO	Keypad column 8
GPIO17	GPIO	Keypad column 9

The default function is always GPIO. As soon as the key scanning is enabled through the keypad registers, the function is then switched to the key function and then any configuration made in the GPIO registers is ignored.

Maximum ratings STMPE1801

## 3 Maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	4.5	V
V <sub>IN</sub>	Input voltage on GPIO pin	4.5	V
V <sub>ESD</sub>	Minimum ESD protection on each GPIO pin (HBM model - JESD22 A114-C)	±8	kV
V <sub>ESD</sub>	ESD protection on other pins (HBM model - JESD22 A114-C)	±3	kV

#### 3.2 Thermal data

Table 5. Thermal data

Symbol	Parameter  Thermal resistance junction-ambient		Тур	Max	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient	_	100	_	°C/W
T <sub>A</sub>	Operating ambient temperature	-40	25	85	°C
T <sub>J</sub>	Operating junction temperature	-40	25	125	°C

# 4 Electrical specification

### 4.1 DC electrical characteristics

Table 6. DC electrical characteristics

Symbol	Parameter	Test con		Unit			
Symbol	Parameter	rest con	Min	Тур	Max	Oill	
V <sub>CC</sub>	Supply voltage	-		1.65	_	3.6	V
	Active current (core	1.8	V	_	28	55	μA
I <sub>CC</sub>	and analog) - 1 key press	3.3 V		_	90	140	μΑ
	Hibernate current	1.8 V 3.3 V	25 °C	_	_	0.5	- μΑ
			85 °C	_	_	1	
IHIBERNATE			25 °C	_	_	0.5	
		3.5 V	85 °C	_	1	1	μΛ
I <sub>NTB</sub>	Open drain output current	V <sub>OL(max)</sub> =0.45 V at V <sub>CC</sub> =1.8 V V <sub>OL(max)</sub> =0.83 V at V <sub>CC</sub> =3.3 V		_	4	_	mA

## 4.2 Input/Output DC electrical characteristics

Table 7. I/O DC electrical characteristics

Cumbal	Dovometer	Test conditions		11			
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
V	Low level input voltage	V <sub>CC</sub> = 1.8 V	_	_	0.2 V <sub>CC</sub>	V	
V <sub>IL</sub>	Low level input voltage	V <sub>CC</sub> = 3.3 V	_	_	0.2 V <sub>CC</sub>	V	
V <sub>IH</sub>	High level input voltage	V <sub>CC</sub> = 1.8 V	0.8 V <sub>CC</sub>	_	_	V	
VIH	Trigit level input voltage	$V_{CC} = 3.3 \text{ V}$	0.8 V <sub>CC</sub>	_	_	V	
V	Schmitt trigger hysteresis	V <sub>CC</sub> = 1.8 V	_	0.10	_	V	
V <sub>HYST</sub>	Scrimitt trigger riysteresis	$V_{CC} = 3.3 \text{ V}$	_	0.20	_	V	
V	Low level output voltage	I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = 1.8 V	_	_	0.45	V	
V <sub>OL</sub>	Low level output voltage	$I_{OL} = 4 \text{ mA},$ $V_{CC} = 3.3 \text{ V}$	_	_	0.45	v	
V	High level output voltage	$I_{OH} = -4 \text{ mA},$ $V_{CC} = 1.8 \text{ V}$	1.35	_		V	
V <sub>OH</sub>	nigh level output voltage	$I_{OH} = -4 \text{ mA},$ $V_{CC} = 3.3 \text{ V}$	2.48 – –			V	
R <sub>UP</sub>	Equivalent pull-up resistance	V <sub>CC</sub> = 3.3 V. Active implementation, R value is determined by the current measured at 0 V	30 60 90		90	kΩ	
гир	Tesisidille	V <sub>CC</sub> = 1.8 V. Active implementation, R value is determined by the current measured at 0 V	50	100	150		

STMPE1801 Register address

# 5 Register address

Table 8. STMPE1801 register summary table

Addres s	Register name	Description	Auto- increment	7	6	5	4	3	2	1	0													
00	CHIP_ID	Chip identification	No	8-bit CHIP ID					)															
01	VERSION_ID	Version identification	No			8-l	oit VEF	RSION	ID															
02	SYS_CTRL	System control	No	SF_ RST RESERVED GPI _DB _1				GPI _DB 0	RSV D															
04	INT_CTRL_LOW	Interrupt	Yes		RE	SERV	ED		IC2	IC1	IC0													
05	INT_CTRL_HIGH	control	162				RESE	RVED																
06	INT_EN_MASK_LOW	Interrupt	Yes	RE	SERV	ED	IE4	IE3	IE2	IE1	IE0													
07	INT_EN_MASK_HIGH	enable mask	162				RESE	RVED																
08	INT_STA_LOW	Interrupt etetue	Yes	RE	SERV	ED	IE4	IE3	IE2	IE1	IE0													
09	INT_STA_HIGH	Interrupt status	162				RESE	RVED																
0A	INT_EN_GPIO_MASK _LOW	Interrupt enable GPIO mask	enable GPIO			IEG 7	IEG 6	IEG 5	IEG 4	IEG 3	IEG 2	IEG 1	IEG 0											
0B	INT_EN_GPIO_MASK _MID			Yes	IEG 15	IEG 14	IEG 13	IEG 12	IEG 11	IEG 10	IEG 9	IEG 8												
0C	INT_EN_GPIO_MASK _HIGH														RESE	RVED	•	•	IEG 17	IEG 16				
0D	INT_STA_GPIO_LOW	Interrupt status GPIO			ISG 7	ISG 6	ISG 5	ISG 4	ISG 3	ISG 2	ISG 1	ISG 0												
0E	INT_STA_GPIO_MID																Yes	ISG 15	ISG 14	ISG 13	ISG 12	ISG 11	ISG 10	ISG 9
0F	INT_STA_GPIO_HIGH					RESE	RVED			ISG 17	ISG 16													
10	GPIO_SET_LOW			107	106	IO5	104	IO3	102	IO1	IO0													
11	GPIO_SET_MID	GPIO set pin state	Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8													
12	GPIO_SET_HIGH					RESE	RVED	•	•	IO17	IO16													
13	GPIO_CLR_LOW			107	106	105	104	IO3	102	IO1	IO0													
14	GPIO_CLR_MID	GPIO clear pin state	Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8													
15	GPIO_CLR_HIGH	o.uo			ı	RESE	RVED	ı	ı	IO17	IO16													
16	GPIO_MP_LOW			107	106	105	104	IO3	102	IO1	IO0													
17	GPIO_MP_MID	GPIO monitor pin state		Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8												
18	GPIO_MP_HIGH	piii diato			ı	RESE	RVED	1	1	IO17	IO16													

Register address STMPE1801

Table 8. STMPE1801 register summary table

Addres s	Register name	Description	Auto- increment	7	6	5	4	3	2	1	0
19	GPIO_SET_DIR_LOW			107	106	IO5	104	IO3	102	IO1	IO0
1A	GPIO_SET_DIR_MID	GPIO set pin direction	Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8
1B	GPIO_SET_DIR_HIG H	register			•	RESE	RVED	•		IO17	IO16
1C	GPIO_RE_LOW			107	106	105	104	103	102	101	100
1D	GPIO_RE_MID	GPIO rising edge	Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8
1E	GPIO_RE_HIGH					RESE	RVED			IO17	IO16
1F	GPIO_FE_LOW			107	106	IO5	104	IO3	102	IO1	IO0
20	GPIO_FE_MID	GPIO falling edge	Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8
21	GPIO_FE_HIGH					RESE	RVED			IO17	IO16
22	GPIO_PULL_UP_LO W			107	106	IO5	104	IO3	102	IO1	IO0
23	GPIO_PULL_UP_MID	GPIO pull up	Yes	IO15	IO14	IO13	IO12	IO11	IO10	109	IO8
24	GPIO_PULL_UP_HIG H	RESERVED						IO17	IO16		
30	KPC_ROW	Keypad row scanning	Yes	RO W7	RO W6	RO W5	RO W4	RO W3	RO W2	RO W1	RO W0
31	KPC_COL_LOW	Keypad column	eypad column Va					COL 2	COL 1	COL 0	
32	KPC_COL_HIGH	scanning	ies	RESERVED					COL 9	COL 8	
33	KPC_CTRL_LOW			SC	AN_C	TNUC	0-3		DKE	Y 0-3	
34	KPC_CTRL_MID	Key config: Scan count and	Yes	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Rsv d
35	KPC_CTRL_HIGH	dedicated key  Rsv d Rsv EY  RESERVED					SCAN_FR EQ				
36	KPC_CMD	Keypad command	Yes	RESERVED					KPC _LC K	SCA N	
37	KPC_COMB_KEY_0	Keypad		C4	СЗ	C2	C1	C0	R2	R1	R0
38	KPC_COMB_KEY_1	combination	Yes	C4	СЗ	C2	C1	C0	R2	R1	R0
39	KPC_COMB_KEY_2	key mask		C4	СЗ	C2	C1	C0	R2	R1	R0

STMPE1801 Register address

Table 8. STMPE1801 register summary table

Addres s	Register name	Description	Auto- increment	7	6	5	4	3	2	1	0		
ЗА	KPC_DATA_BYTE0	Keypad data	Yes	UP/ DW N	СЗ	C2	C1	C0	R2	R1	R0		
3B	KPC_DATA_BYTE1			UP/ DW N	СЗ	C2	C1	C0	R2	R1	R0		
3C	KPC_DATA_BYTE2		Noypud data	,	163	UP/ DW N	C3	C2	C1	C0	R2	R1	R0
3D	KPC_DATA_BYTE3			SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0		
3E	KPC_DATA_BYTE4			RESERVED				Dedicated Key 0 - 3					

I2C specification STMPE1801

## 6 I<sup>2</sup>C specification

The features supported by the I<sup>2</sup>C interface are listed below:

- I<sup>2</sup>C slave device
- Operates at V<sub>CC</sub> (1.8 3.6 V)
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100 kbps) and fast (up to 400 kbps) modes
- 7-bit device addressing modes
- General call
- Start/Restart/Stop

## 6.1 I<sup>2</sup>C related pins

- SCL
- SDA

The device supports both 1.8 V  $I^2$ C and 3.3 V  $I^2$ C operations. It is recommended that Vpullup at SCL and SDA externally is greater or equal to  $V_{CC}$ .

## 6.2 I<sup>2</sup>C addressing

The STMPE1801 7-bit addressing is set to 40h.

#### 6.3 Start condition

A Start condition is identified by a falling edge of SDA while SCL is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

The first byte is scanned after the START command is detected to check for device ID. Ensure that all state machines are flushed when START instruction is issued.

## 6.4 Stop condition

A Stop condition is identified by a rising edge of SDA while SCL is stable at high state. A Stop condition terminates the communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I<sup>2</sup>C transaction. A Stop condition at the end of a write command stops the write operation to the registers.

Once the Stop condition is detected, the device should release the bus and go to Hibernate mode if there is no more activity.

An  $I^2C$  transaction with a START bit followed immediately by a STOP condition should not cause any  $I^2C$  lock-up.

STMPE1801 I2C specification

### 6.5 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDA after sending eight bits of data. During the ninth bit, the receiver pulls the SDA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDA in high state if it does not acknowledge the receipt of the data.

#### 6.6 Data input

The device samples the data input on SDA on the rising edge of the SCL. The SDA signal must be stable during the rising edge of SCL and the SDA signal must change only when SCL is driven low.

### 6.7 Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and be followed by the slave device address. Accompanying the slave device address, there is a Read/Write bit  $(R/\overline{W})$ . The bit is set to 1 for Read and 0 for Write operation.

If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.

## 6.8 Operation modes

Table 9. Operating modes


Mode	Byte	Programming sequence
		START, Device address, R/W =0, Register Address to be read
		RESTART, Device Address, R/W =1, Data Read, STOP
Read	≥1	If no STOP is issued, the Data Read can be continuously performed. If the register address falls within the range that allows address auto-increment, then register address auto-increments internally after every byte of data being read. For register address that fails within a non-incremental address range, the address is kept static throughout the entire read operation. Refer to <i>Table 8.: STMPE1801 register summary table</i> for the address ranges that are auto-increment and non-increment. An example of such a non-increment address is FIFO.

I2C specification STMPE1801

Table 9. Operating modes

Mode	Byte	Programming sequence
		START, Device Address, R/W =0, Register Address to be written, Data Write, STOP
Write	≥1	If no STOP is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto-increment, then register address auto-increment internally after every byte of data being written. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operation. Refer to <i>Table 8.: STMPE1801 register summary table</i> for the address ranges that are auto-increment and non-increment. An example of a non-increment address is Data Port for initializing the PWM.

Figure 3. Operating modes



STMPE1801 I2C specification

#### 6.9 General call address

A general call address is a transaction with the slave address of 0x00 and  $R/\overline{W}$  =0. When a general call address is asserted, the STMPE1801 responds to this transaction with an acknowledgement and behaves as a slave-receiver mode. The meaning of a general call address is defined in the second byte sent by the master-transmitter.

Table 10. General call address

R/W	Second byte value	Definition
0	0x06	A 2-byte transaction in which the second byte tells the slave device to reset and write (or latch in) the 2-bit programmable part of the slave address.
0	0x00	Not allowed as second byte.

Note: All other second byte values are ignored.

System controller STMPE1801

## 7 System controller

## 7.1 System level registers

The system controller is the heart of the STMPE1801. It contains the registers for power control and chip identification.

The system registers are:

Address	Register name
00	CHIP_ID
01	VERSION_ID
02	SYS_CTRL

#### CHIP\_ID

### **Chip identification register**

7	6	5	4	3	2	1	0	
8-bit CHIP_ID								
R	R	R	R	R	R	R	R	
1	1	0	0	0	0	0	1	

### **VERSION\_ID**

## Version identification register

7	6	5	4	3	2	1	0	
8-bit VERSION_ID								
R	R	R	R	R	R	R	R	
0	0	0	1	0	0	0	0	

STMPE1801 System controller

### SYS\_CTRL

#### System control register

7	6	5	4	3	2	1	0
SF_RST		RESEF	RVED		GPI_DB1	GPI_DB0	RSVD
W	R	R	R	R	RW	RW	R
0	0	0	0	0	1	1	0

 Address:
 02

 Type:
 R/W

 Reset:
 0x06

**Description:** System control register.

[7] SF\_RST: Soft Reset

Writing a '1' to this bit will do a soft reset of the device. Once the reset is done, this bit is cleared to '0' by the HW.

[6:3] RESERVED

[2:1] GPI\_DB [1:0]

GPI [17:0] operational mode de-bounce time

'00' = 30 μs '01' = 90 μs '10' = 150 μs


'11' = 210  $\mu$ s (default)

[0] RESERVED

System controller STMPE1801

#### 7.2 States of operation

Figure 4. States of operation



The device has two main modes of operation:

- Operational mode: This is the mode, whereby normal operation of the device takes place. In this mode, the main finite state machine (FSM) unit routes 32 kHz clock to all the device blocks.
- Hibernate mode: This mode is entered automatically in auto-hibernate mode. When the
  device is in Hibernate mode, the 32 kHz clock is disabled. If there is a keypad activity,
  interrupt event, hotkey activity or I<sup>2</sup>C transaction, the device switches to operational
  mode. A reset event brings back the system to operational mode.

#### 7.2.1 Auto-hibernate

The STMPE1801 is set to go into Hibernate mode automatically if there is a period of inactivity (~ 100  $\mu$ s) following the completion of I<sup>2</sup>C transaction with the host. The STMPE1801 will continue counting down for hibernation mode activation even if there is an I<sup>2</sup>C transaction sent by the host to other slave devices. Any I<sup>2</sup>C transaction from the host to the STMPE1801 resets the hibernate counter.

Auto-hibernate mode occurs only when all the keys are released and FIFO is emptied through reading. This is to prevent any loss of data.

The hibernate mode counter should start when any of the following conditions is detected:

- Once the I<sup>2</sup>C transaction is completed or a STOP condition is detected.
- If the device ID in the I<sup>2</sup>C transaction is invalid.

When there is a keypad activity, the device should go into Hibernate mode ONLY when all the previously pressed keys are released.

STMPE1801 System controller

Any keypad activity, interrupt event, hotkey activity or VALID I<sup>2</sup>C transaction wakes up the device from Hibernate mode and switches to operational mode automatically.

#### 7.2.2 Keypress detect in the Hibernate mode


When in Hibernate mode, any keypress detected causes the system to go into operational mode ( $\sim$ 48  $\mu$ s). The system will then de-bounce the key to detect a valid key. If the keypress detected is valid, the system stays in operation mode. If the key detected is invalid, the system goes back into Hibernate mode.

**Clocking system STMPE1801** 

#### **Clocking system** 8

In order to reduce the power consumption, the STMPE1801 turns off the oscillator during Hibernate mode.

Figure 5. **Clocking system** 



#### 8.0.1 **Clock source**

By default, when the STMPE1801 powers up, it derives a 32 kHz clock from the internal RC oscillator for its operation.

There are 4 sources of reset:

- RSTB pin
- Low voltage detect (LVD) reset
- Soft reset bit of the SYS\_CTRL register
- I<sup>2</sup>C reset from the I<sup>2</sup>C block.

STMPE1801 Clocking system

### 8.0.2 Power mode programming sequence

The device enters auto Hibernate mode when there is inactivity for a fixed period of time.

To wake up the device, the host is required to:

Send an I<sup>2</sup>C transaction to the device.

To do a soft reset to the device, the host needs to do the following:

 Write a '1' to bit 7 of the SYS\_CTRL register. This bit is automatically cleared upon reset.

To come out of the Hibernate mode, the following needs to be done by the host:

- Assert a system reset
- Or put a wakeup on the I<sup>2</sup>C transaction
- Interrupt activity


Interrupt system STMPE1801

## 9 Interrupt system

The STMPE1801 uses a highly flexible interrupt system. It allows the host system to configure the type of system events that should result in an interrupt, and pinpoints the source of interrupt by status registers. The INT pin can be configured as active high (a pull-down resistor is required), or active low (a pull-up resistor is required). If INT pin is not in use, it is necessary to pull INT pin to  $V_{\rm CC}$ .

Once asserted, the INT pin would de-assert when a read is done to the corresponding bit either in the INT\_STA register or INT\_STA\_GPIO register.





STMPE1801 Interrupt system

### 9.1 Interrupt system register map

Table 11. Interrupt system register map

Address	Register name	Description	Auto-increment (during sequential R/W)
04	INT_CTRL_LOW	Interrupt control register	Yes
05	INT_CTRL_HIGH	Tinterrupt control register	Yes
06	INT_EN_MASK_LOW	Interrupt anable mack register	Yes
07	INT_EN_MASK_HIGH	Interrupt enable mask register	Yes
08	INT_STA_LOW	Interrupt etatue register	Yes
09	INT_STA_HIGH	Interrupt status register	Yes
0A	INT_EN_GPIO_MASK_LOW		Yes
0B	INT_EN_GPIO_MASK_MID	Interrupt enable GPIO mask register	Yes
0C	INT_EN_GPIO_MASK_HIGH		Yes
0D	INT_STA_GPIO_LOW		Yes
0E	INT_STA_GPIO_MID	Interrupt status GPIO register	Yes
0F	INT_STA_GPIO_HIGH		Yes

### 9.2 Interrupt latency for the GPIO hot keys

When the generation of interrupts by the GPIO as input is enabled for the hot keys, the latency (time taken from actual transition at GPIO to time of INT pin assertion) is shown in the following table:

Table 12. GPIO hot keys interrupt latency

State of operation	Interrupt latency	Comments
Hibernation	>200 µs (default)	Latency can be programmed by the GPI_DB bits of SYS_CTRL
Active	>200 µs (default)	register