# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Digital combo multi-mode PFC + time-shift LLC

**SO20**

 Onboard 800 V startup circuit, line sense and X-cap discharge compliant with IEC 62368-1,

resonant half-bridge controller

for reduced standby power

# **STNRG011**

## Digital combo multi-mode PFC and time-shift LLC resonant controller

#### **Datasheet** - **production data**

- Enhanced fixed on time multi-mode TM PFC controller with input voltage feedforward, THD optimizer and frequency limitation
	- Complete set of PFC protections
	- Time-shift control of resonant half-bridge
	- Enhanced burst-mode at light load with fast transient response and line adaptive halfbridge brown-out protection
	- Complete set of half-bridge protections
	- Available in SO20 package

#### **Applications**

- Open frame SMPS
- Flat screen TV SMPS
- ATX power supply
- AC-DC adapter





**Features**

March 2018 DocID030471 Rev 3 1/33

This is information on a product in full production.

# **Contents**













#### **1 Description**

The STNRG011 embodies a multi-mode (transition-mode and DCM) PFC controller, a highvoltage double-ended controller for the LLC resonant half-bridge, an 800 V-rated startup generator and a sophisticated digital engine, that manage optimal operation of three blocks.

The device comes in a 20-pin SO package and offers an advanced solution for powerfactor-corrected high-efficiency converters supposed to comply with the most stringent energy saving regulations.

The power system and the control algorithms are managed by an 8-bit core with dedicated fast peripherals (SMED). Optimized digital algorithms together with HW analog IPs are implemented to guarantee a very high performance, BOM optimization and robustness.

The digital algorithms are stored into an internal ROM memory and all key application parameters can be stored into a device's NVM (non-volatile memory) memory during the production phase allowing wide configurability and calibration.

The device can also externally communicate through a 2-pin UART, allowing the monitoring function, the black box storing into an external  $E^2$ PROM and the software patch upload from the external  $E^2$ PROM.



# **2 Pin connection**





# **3 Absolute maximum ratings and thermal data**



#### **Table 1. Absolute maximum ratings**

#### **Table 2. Thermal data**





# **4 Detailed block diagram**



**Figure 3. Detailed block diagram**



# **5 Pin function**









#### **Table 3. Pin function detailed description (continued)**



# **6 Electrical characteristics**

T<sub>j</sub> = 0 to +125 °C, V<sub>CC</sub> = V<sub>BOOT</sub> = 15 V<sup>(a)</sup>, C<sub>HVG</sub> = C<sub>LVG</sub> = C<sub>PFC\_GD</sub> = 1 nF; unless otherwise specified.





a. Adjust  $V_{CC}$  above Vcc<sub>On</sub> before setting at 15 V.











#### **Table 4. Electrical characteristics (continued)**



Symbol	<b>Parameter</b>	<b>Test condition</b>	Min.	Typ.	Max.	Unit
Tc	Total conversion time (sampling included)	Vin ADC $>$ 50 mV		18		<b>ADC</b> Ck cycles
<b>Comparators</b>						
PFC_CS RECOT <sup>(3)</sup>	TH RISING (DAC 6 bits)	Input pin PFC CS	$FSR = 125$ $STEP = 1.95$			mV
	<b>HYST</b>			5		
PFC_CS OC1	TH RISING	Input pin PFC_CS	$\overline{\phantom{a}}$	500	$\overline{\phantom{a}}$	mV
	TH FALLING		$\overline{\phantom{0}}$	450		
PFC_CS OC2	TH RISING	Input pin PFC_CS	$\overline{\phantom{a}}$	900	$\frac{1}{2}$	mV
	TH FALLING		$\overline{\phantom{a}}$	850	$\frac{1}{2}$	
$PFC$ <sub>ZCD</sub> $ZCD^{(3)}$	TH FALLING (TH_F)	Input pin PFC_ZCD	0/50/100/200			mV
	TH RISING (TH_R)		210/110 <sup>(4)</sup> /310/ TH_F +10			
PFC_FB OVP	TH RISING	Input pin PFC_FB	$\overline{\phantom{a}}$	2.33	$\overline{a}$	$\mathsf{V}$
	<b>HYST</b>		$\overline{\phantom{a}}$	75	$\overline{\phantom{m}}$	mV
$LLC$ <sub>FB<sup>(3)</sup></sub> <b>BURST</b>	TH RISING		0.75/1/1.25			V
	<b>HYST</b>	Input pin LLC_FB	5/10			mV
LLC FB SHUTDOWN	TH RISING	Input pin LLC_FB	$\overline{\phantom{a}}$	145		mV
	TH FALLING		$\blacksquare$	125	$\overline{a}$	
LLC_AUX OVP	TH RISING	Input pin LLC_AUX	$\overline{\phantom{a}}$	2.5	$\qquad \qquad \blacksquare$	V
	TH FALLING		$\overline{\phantom{a}}$	2.4	$\overline{\phantom{0}}$	
LLC_AUX Ext. BM	TH RISING	Input pin LLC_AUX	$\overline{\phantom{a}}$	0.9	$\overline{\phantom{0}}$	V
	TH FALLING		$\overline{\phantom{a}}$	0.8		
<b>LINE SURGE</b>	TH RISING	Input pin VAC	$\overline{\phantom{a}}$	430		V
	TH FALLING		$\overline{\phantom{a}}$	410	$\qquad \qquad -$	
$LLC_C$ CS OC $1^{(3)}$	TH RISING	Input pin LLC_CS	$FSR = 500$			mV
			$STEP = 15.6$			
	<b>HYST</b>			20		
LLC_CS OC2	TH RISING	Input pin LLC CS	$\overline{\phantom{a}}$	700		mV
	TH FALLING		$\overline{\phantom{a}}$	650		

**Table 4. Electrical characteristics (continued)**

1. Parameters tracking each other.

2. Guarantee by design, not production tested.

3. Thresholds and hysteresis are programmed by the software in use.

4. The selection for TH\_R = 110 mV is not allowed if TH\_F = 200 mV.



# **7 Application schematics** Application schematics

 $\blacktriangleright$ 



**AT** 

15/33

## **8 Architecture**

The PFC and LLC external MOSFETs gates are managed by the "State Machine Event Driven" (SMEDs): 2 for PFC (PFC SMEDs) and 2 for LLC (LLC SMEDs).

The SMEDs are programmable state machine driven by events:

- External events
	- Analog comparators outputs
	- Power manager generated events (protections)
- Internal events
	- Timers events

#### **PFC SMEDs**

- Inputs events: PFC RECOT, PFC OC1, PFC ZCD
- Outputs: PFC\_GD

#### **LLC SMEDs**

- Inputs events: LLC ZCD
- Outputs: LVG, HVG

The **µP subsystem** manages dynamically the control loop.

- Analog comparators thresholds setting
- SMED configuration
- SMED timers
- ADC scheduler
- Interrupt management

The multichannel **ADC** is controlled by a programmable event driven scheduler: sampling sequence can be configured and every sample can be triggered by a specific SMED state occurrence and an internal timer value. Different priorities can be programmed to allow fast sampling for real time control and slow sampling for state control (i.e. temperature).

The scheduler can be programmed to generate interrupts after completion of selectable conversions.

A dedicated **AC line monitor** easily follows the AC line providing system triggers.

The  $\mu$ P reads data from the ADC and performs the loop calculation with the support of a dedicated 16-b x 16-b multiplier and a 32-b accumulator unit.

A **Power management and burst-mode machine** manages the system power state in order to have very low idle consumption and fast activity restart during the burst-mode operation.

Hard protections are managed with a very low propagation delay; the protection enable and the latched/not latched response are programmable.

The power manager controls also the brown-in/out, VCC charge/discharge, AC monitor and X-cap discharge.

A **Watchdog** resets the system in case of missed  $\mu$ P signal for a long time.

A **communication peripheral** allows serial communication at startup and during the normal operation for:

- External memory communication for
	- Black box external recording
	- Patch SW upload
- **•** Monitoring
- Internal memory R/W and OTP management
- Test mode



## **9 Functional description**

The main functions are:

- HV startup and VCC management
- Line monitor and protection
- Drivers
- PFC control and fault management
- Resonant LLC HB control and fault management
- Power management
- Communication and configuration

#### **9.1 HV startup and VCC management**

The VAC pin voltage is a rectified sine wave at 100 Hz/120 Hz, connected to the mains AC line (Vline) through two dedicated diodes. The VAC pin is the device supply at the startup.

The VAC pin voltage is different from the PFC power path (Vin) where big caps are connected: the VAC pin partially follows the Vline also at no load condition while the Vin could be very close to a DC; this assumption allows to detect the AC line disconnection to implement the X-cap discharge function.

At the VAC pin a HV DMOS is internally connected to charge the capacitor connected to the VCC pin.

From the VCC pin an internal LDO provides the 5 V VCore for analog and digital circuitry; the digital section is supplied by the internal LDO from the VCORE pin.

At startup, from the HV DMOS the capacitor connected to the VCC pin is charged to provide the power supply to the whole device; then the HV DMOS is turned off.

The VCC pin starts sourcing current to the connected capacitor after a minimum 15 V VAC pin voltage.

The VCC capacitor charge current is limited to 0.75 mA during the first charge phase to limit the temperature increase in case the VCC pin is short-circuited at startup. After the VCC pin voltage is above 0.8 V, the charging current rises to 5 mA.

VCORE pin voltage rises when the VCC pin crosses 8 V (Vcc $_{\text{CoreOn}}$ ). There is a VCORE overload protection that limits the VCC charging current below 1 mA in case the VCORE pin is short-circuited at startup. Then the VCC capacitor charge continues with an average current higher than 6 mA: the current is increased during the time the VAC pin voltage is below 100 V.

Once the VCC pin crosses the 17 V Vcc<sub>On</sub> rising threshold the HV DMOS turns off and the whole device starts working: the  $\mu$ P boots.

If the VCC pin goes below the 9 V Vcc<sub>Off</sub> falling threshold (UVLO threshold) the  $\mu$ P stops working and the HV DMOS turns on again.



If the VCC pin falls below 7 V (Vcc<sub>CoreOff</sub>) the device stops working and the capacitor connected to the VCORE pin discharges. The VCC pin can rise again only after the voltage on the VCORE pin falls below 1 V.

The worst case average charging current from the 0.8 V to the  $Vec_{\text{on}}$  threshold is estimated in 4.63 mA and 4.11 mA, in case the mains voltage is 115 Vac - 60 Hz and 230 Vac - 50 Hz respectively.

#### **9.2 AC line monitor and protection**

A HV voltage divider is internally connected to the VAC pin to generate Vline\_sense for the AC line monitoring and protection:

- Brown-in/out
- Line synchronization
- Line disconnection and X-cap discharge
- Surge detection and stop
- Line monitor for PFC control

#### **9.2.1 Brown-in/out**

Brown-in and -out functions are implemented based on the Vline\_sense information.

The peak VAC voltage is monitored to enable and disable the PFC.

The PFC is enabled when the AC line crosses the brown-in threshold. The PFC is disabled after 45 ms the AC line is below the brown-out threshold.

In order to improve AC line reading and avoid false brown-in, the HV DMOS is turned on sinking  $I_{XCD}$  current for 100 ms in case of brown-out or line disconnection events. This function can be enabled / disabled through the dedicated NVM bit.

#### **9.2.2 Line synchronization**

A dedicated digital peripheral manages the PFC synchronization with the AC line sine wave.

In order to improve AC line reading and synchronization, the HV DMOS is turned on sinking I<sub>VAC\_HV\_SINK</sub> current at startup. This function can be enabled / disabled through the dedicated NVM bit.

#### **9.2.3 Line disconnection and X-cap discharge**

The Vline sense is monitored to detect the AC line disconnection in order to discharge the X-cap through the internal HV DMOS.

The detection is based on AC activity absence on the VAC pin (the X-cap discharge function is triggered if there is no line activity for more than 50 ms). To discharge the X-cap, the HV DMOS turns on sinking a current of 4 mA minimum.

In order to improve AC line reading and avoid false brown-in, the HV DMOS is turned on sinking  $I_{XCD}$  current for 100 ms in case of brown-out or line disconnection events. This function can be enabled / disabled through the dedicated NVM bit.

The discharge current stays on until the VAC pin is discharged or the AC line activity is detected again.



#### **9.2.4 Vline surge stop**

A surge can be detected on the VAC pin (430 V).

During the surge the PFC activity is stopped for one half-cycle.

If a line surge is detected during the PFC soft-start, the system shuts down with a not latched fault.

#### **9.2.5 Line monitor for PFC control**

A 20  $\text{M}\Omega$  voltage divider for the AC line monitor is internally connected from the VAC pin to GND.

#### **9.2.6 Early warning signal**

In case a brown-out or another stopping event (early warning managed faults) is detected then the STNRG011:

- Stops the PFC
- LLC continues switching for about 5 ms, trying to keep the LLC output voltage regulated
- PFC FB pin is pulled up to VCore voltage for about 5 msec (early warning signal)

The early warning managed faults are

- Brown-out
- X-cap
- PFC UVP
- LLC OLP

If any other faults/events will occur, the STNRG011 will stop both PFC and LLC and will generate an early warning signal for about 250  $\mu$ sec.

The early warning signal generation is active as soon as the device starts driving the PFC MOSFET.

This function can be enabled / disabled through the dedicated NVM bit.

#### **9.3 Gate-drivers**

The HVG and LVG are matched drivers. Deadtimes are programmable by the user.

During the burst-mode sleep phase, the HS BOOT capacitor discharges. The burst packets always start with a LVG pulse to recharge the bootstrap capacitor. A fast external bootstrap diode is necessary.



### **9.4 PFC control and fault management**

#### **9.4.1 PFC resources**

#### **Table 5. Related pins**



#### **9.4.2 Vin reading**

Input line voltage peak (Vin) reading on the VAC pin by the ADC at the AC line peak.

#### **9.4.3 PFC output voltage feedback reading**

PFC output voltage reading on the PFC\_FB pin by the ADC.

#### **9.4.4 PFC OVP comparator**

The PFC OVP comparator sets the limit for the PFC output voltage.

It monitors the PFC\_FB pin with respect to a fixed 2.3 V threshold.

#### **9.4.5 PFC RECOT comparator**

The PFC RECOT comparator implements the  $T_{ON}$  adjustment for the ramp enhanced constant on-time (RECOT) control.

It monitors the PFC CS pin with respect to a programmable threshold.

Its output communicates to the PFC SMED.

#### **9.4.6 PFC OC1 comparator**

The PFC OC1 comparator sets the limit for the operational maximum allowed peak current into the PFC MOSFET. If the OC1 threshold is hit the PFC\_GD is turned off. This protection works cycle by cycle.

It monitors the PFC\_CS pin with respect to a fixed 500 mV threshold.

Its output communicates to the PFC SMED.



#### **9.4.7 PFC OC2 comparator**

The PFC OC2 comparator sets an HW limit for the current flowing into the PFC MOSFET: it triggers the OCP fault.

It monitors the PFC CS pin with respect to a fixed 900 mV threshold.

#### **9.4.8 PFC ZCD**

The PFC ZCD comparator performs the zero cross detection to implement the soft switching of the PFC MOSFET.

It monitors the PFC\_ZCD pin with respect to two programmable rising and falling thresholds.

Its output communicates to the PFC SMED.

#### **9.4.9 PFC state machine event driven (SMED)**

The PFC high frequency operations are managed by a programmable 8-state "State Machine Event Driven" (2 coupled 4-state SMEDs).

The SMED controls the PFC MOSFET based on the PFC comparators output and internally controlled counters.

It generates also the comparators' enable signals.

It works at 60 MHz.

#### **9.5 PFC algorithm**

The PFC operates based on a multi-mode scheme.

A constant on-time (COT) control is implemented;  $T_{ON}$  is calculated from the PFC feedback and the measured Vin peak.

 $T<sub>ON</sub>$  is calculated and updated at the line cycle valley.

Based on the working PFC's operating state variables the working mode is changed to optimize the overall efficiency.

#### **9.5.1 Ramp enhanced COT improved (patented)**

The PFC control is based on the constant on-time scheme, with a proprietary improved algorithm: the calculated  $T_{ON}$  is applied only after the PFC RECOT comparator is triggered to balance the recovery diode energy and the EMI capacitor current.

The PFC RECOT comparator threshold is adjusted by the core with a 6-bit DAC and allows to apply the programmed base and ramp (defined by user into NVM).

This feature allows improving the total harmonic distortion (THD) and the power factor (PF) of the application.



#### **9.5.2 Operating modes**

The PFC manager changes the operating modes by dynamically reconfiguring the SMEDs, obtaining optimal performances in term of both efficiency and THD/PF.

- Transition mode (TM mode)
- Valley skipping
- Discontinuous mode (DCM)

#### **9.6 PFC protections**

#### **9.6.1 PFC OVP**

In case the bulk voltage triggers the PFC OVP comparator, the system enters the fault state; the overvoltage protection can be programmed as latched or not latched.

The device implements also software overvoltage protection (SW OVP) that allows turning off the PFC until the next line valley in case the SW OVP threshold is reached. The SW OVP threshold is a NVM parameter.

#### **9.6.2 PFC OCP2**

If the PFC OC2 comparator is triggered, the PFC gate is truncated and remains off until the beginning of a new line half cycle. In case the PFC OC2 comparator is triggered for more than a programmable number of consecutives half line cycles the device enters the OCP2 fault and it is turned off.

The OCP2 fault can be programmed as latched or not latched.

#### **9.6.3 Surge**

When the surge comparator signal is high the PFC MOSFET is turned off and an interrupt is generated. The device will turn on the PFC MOSFET at the new line half cycle if the surge comparator output is low.

#### **9.6.4 PFC soft-start timeout**

If the PFC soft-start is not finished after 1 s the system enters the PFC soft-start timeout fault state and it is turned off. The fault is not latched

#### **9.6.5 PFC UVP**

If the PFC FB pin is below a threshold set by the user the device enters the PFC UVP fault and it is shut down. The system provides two different times of intervention configurable by NVM: adaptive and slow.

The slow intervention allows to shut off the system in case the UVP threshold is confirmed for at least 100 ms. The adaptive one allows to shut off the device immediately in case also the mains AC line is sensed below the brownout threshold for at least 1 half line cycle. On the contrary, the shut off will be delayed as if the intervention is set to slow, until the UVP and the mains conditions remain.



#### **9.6.6 PFC\_FB disconnection**

If the PFC FB is stuck low the system enters the PFC FB disconnection fault state (latched) and it is turned off if the disconnection faults detection is enabled in NVM.

#### **9.6.7 PFC\_CS disconnection**

If the PFC\_CS pin is stuck low (or high) during the the PFC soft-start the system enters the PFC\_CS disconnection fault state (latched) and it is shut down if the disconnection faults detection is enabled in NVM. In case the PFC\_CS is stuck high during the operative mode the system enters the PFC\_CS disconnection fault state and it is turned off if the disconnection faults detection is enabled in NVM.

#### **9.6.8 PFC\_ZCD disconnection**

If the PFC\_ZCD pin is stuck low or high during the the PFC soft-start the system enters the PFC ZCD disconnection fault (latched) and it is turned off if the disconnection faults detection is enabled in NVM.

#### **9.7 LLC control and fault management**

#### **9.7.1 LLC related resources**



#### **Table 6. Pin**

#### **9.7.2 LLC OC1 comparator**

The LLC OC1 comparator implements the overload protection (OLP). It monitors the LLC\_CS pin with respect to a programmable threshold. If the LLC\_CS pin goes every cycle over the OC1 threshold for a programmable time, the IC shuts down and enters the OLP fault.

Both threshold and duration are programmable trough NVM parameters.



#### **9.7.3 LLC OC2 comparator**

The LLC OC2 comparator sets an HW limit for the current flowing into the LLC resonant tank: it triggers the OCP2 fault.

It monitors the LLC CS pin with respect to a fixed 700 mV threshold. If this threshold is triggered for a programmable consecutive number of cycles, the OCP2 fault is triggered and the system shuts down.

#### **9.7.4 LLC ZCD comparator**

The LLC ZCD comparator detects the LLC current zero-crossing during the normal operation to implement the time-shift control and the anti capacitive protection.

Its output communicates to the LLC SMED.

The comparator's hysteresis is programmable by NVM choosing between the available values 5 mV or 10 mV.

#### **9.7.5 LLC\_FB voltage reading: OPTO feedback loop error**

The LLC\_FB pin is connected to the optocoupler and its voltage is the error signal of the LLC loop.

The LLC\_FB voltage is sampled by the ADC to calculate the time-shift.

#### **9.7.6 Shutdown feature**

If the LLC FB pin is forced below 125 mV, the device shuts down. If the voltage returns over such threshold the system restarts performing the soft-start.

This feature can be enabled / disabled using a NVM bit.

#### **9.7.7 SMEDs**

HVG and LVG are driven by an event driven 60 MHz state machine (2 coupled 4-state SMEDs).

Driving events are the ZCD event and the elapsing of the programmable time which sets the high-side and low-side time-shift values and drivers deadtime.

#### **9.7.8 Algorithm**

The LLC operation is based on "Symmetric Time-Shift Control" (STSC), an improved version of time-shift control that guarantees 50% of the HB duty cycle. The time-shift value is calculated from the LLC\_FB pin.

#### **9.7.9 Time-shift (patented)**

The TSC methodology consists in controlling the amount of time elapsing from a zerocrossing of the tank current to the switch-off of the MOSFET currently on.

Conceptually, with TSC an inner loop is closed and the outer loop that regulates the output voltage provides the reference for the inner loop. This inner loop is completely managed by SMEDs using the zero current detection information.

