

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STP17NK40Z - STP17NK40ZFP

N-CHANNEL 400V - 0.23Ω - 15A TO-220/TO-220FP Zener-Protected SuperMESH™Power MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	Pw
STP17NK40Z	400 V	< 0.25 Ω	15 A	150 W
STP17NK40ZFP	400 V	< 0.25 Ω	15 A	35 W

- TYPICAL $R_{DS}(on) = 0.23 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC
- LIGHTING



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP17NK40Z	P17NK40Z	TO-220	TUBE
STP17NK40ZFP	P17NK40ZFP	TO-220FP	TUBE

October 2002 1/10

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Valu	е	Unit
		STP17NK40Z	STP17NK40ZFP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	400		V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	400		V
V_{GS}	Gate- source Voltage	± 30)	V
I _D	Drain Current (continuous) at T _C = 25°C	15	15 (*)	Α
I _D	Drain Current (continuous) at T _C = 100°C	9.4	9.4 (*)	Α
I _{DM} (•)	Drain Current (pulsed)	60	60 (*)	Α
P _{TOT}	Total Dissipation at T _C = 25°C	150	35	W
	Derating Factor	1.2	0.28	W/°C
I _{GS}	Gate-source Current (DC)	± 20)	mA
V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	4500)	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns
Viso	Insulation Withstand Voltage (DC)	2500		V
T _j T _{stg}	Operating Junction Temperature Storage Temperature	-55 to 7 -55 to 7		°C °C

THERMAL DATA

		TO-220	TO-220FP	
Rthj-case	Thermal Resistance Junction-case Max	0.83	3.6	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.	5	°C/W
Tı	Maximum Lead Temperature For Soldering Purpose	30	0	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	15	Α
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	450	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

^(•) Pulse width limited by safe operating area (1) I_{SD} ≤15A, di/dt ≤200A/µs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}. (*) Limited only by maximum temperature allowed

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^{\circ}C$ UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	400			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating, T_{C} = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μΑ
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V, I _D = 7.5 A		0.23	0.25	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} =15 V _, I _D = 7.5 A		10.6		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$		1900 271 63		pF pF pF
Coss eq. (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 400V		175		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	V_{DD} = 200 V, I_D = 7.5 A R_G = 4.7 Ω V _{GS} = 10 V (Resistive Load see, Figure 3)		25 23		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 320 \text{ V}, I_D = 15 \text{ A},$ $V_{GS} = 10 \text{ V}$		65 13 35		nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(Off)} t _f	Turn-off Delay Time Fall Time	V_{DD} = 200 V, I_D = 7.5 A R_G = 4.7 Ω V _{GS} = 10 V (Resistive Load see, Figure 3)		55 13		ns ns
$t_{r(Voff)} \ t_{f} \ t_{c}$	Off-voltage Rise Time Fall Time Cross-over Time	$\begin{split} V_{DD} &= 320 \text{ V, } I_D = 15 \text{ A,} \\ R_G &= 4.7\Omega, V_{GS} = 10 \text{ V} \\ \text{(Inductive Load see, Figure 5)} \end{split}$		12 13 25		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				15 60	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 15 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 15 A, di/dt = 100 A/ μ s V_{DD} = 100 V, T_j = 150°C (see test circuit, Figure 5)		332 2650 16		ns nC A


477.

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
 2. Pulse width limited by safe operating area.
 3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.


Safe Operating Area For TO-220




Thermal Impedance For TO-220




Output Characteristics




Safe Operating Area For TO-220FP




Thermal Impedance For TO-220FP




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations



Normalized Gate Threshold Voltage vs Temp.




Normalized On Resistance vs Temperature




47/.

Source-drain Diode Forward Characteristics



Maximum Avalanche Energy vs Temperature



Normalized BVDSS vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




TO-220 MECHANICAL DATA

DIM.		mm			inch	
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
Е	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151



TO-220FP MECHANICAL DATA

DIM	mm.			inch		
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.4		4.6	0.173		0.181
В	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
Е	0.45		0.7	0.017		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.5	0.045		0.067
F2	1.15		1.5	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
Н	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	.0385		0.417
L5	2.9		3.6	0.114		0.141
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
Ø	3		3.2	0.118		0.126



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

477.