



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

ASSP for metering applications with up to four independent 24-bit 2nd order sigma-delta ADCs, 4 MHz OSF and 2 embedded PGLNA

Datasheet - production data



Features

- Active power accuracy:
 - <0.1% error over 5000: 1 dynamic range
 - <0.5% error over 10000: 1 dynamic range
- Exceeds 50-60 Hz EN 50470-x, IEC 62053-2x, ANSI12.2x standard requirements for AC watt meters
- Reactive power accuracy:
 - <0.1% error over 2000:1 dynamic range
- Dual mode apparent energy calculation
- Instantaneous and averaged power
- RMS and instantaneous voltage and current
- Under and overvoltage detection (sag and swell) and monitoring
- Overcurrent detection and monitoring
- UART and SPI serial interface with programmable CRC polynomial verification
- Programmable LED and interrupt outputs
- Four independent 24-bit 2nd order sigma-delta ADCs
- Two programmable gain chopper stabilized low-noise and low-offset amplifiers
- Bandwidth 3.6 kHz @ -3 dB
- V_{cc} supply range 3.3 V±10%
- Supply current I_{cc} 4.3 mA (STPM32)
- Input clock frequency 16 MHz, Xtal or external source

- Twin precision voltage reference: 1.18 V with independent programmable TC, 30 ppm/°C typ.
- Internal low drop regulator @ 3 V (typ.)
- QFN packages
- Operating temperature from 40 °C to +85 °C

Description

The STPM3x is an ASSP family designed for high accuracy measurement of power and energies in power line systems using the Rogowski coil, current transformer or shunt current sensors. The STPM3x provides instantaneous voltage and current waveforms and calculates RMS values of voltage and currents, active, reactive and apparent power and energies. The STPM3x is a mixed signal IC family consisting of an analog and a digital section. The analog section consists of up to two programmable gain low-noise low-offset amplifiers and up to four 2nd order 24-bit sigma-delta ADCs, two bandgap voltage references with independent temperature compensation, a low drop voltage regulator and DC buffers. The digital section consists of digital filtering stage, a hardwired DSP, DFE to the input and a serial communication interface (UART or SPI). The STPM3x is fully configurable and allows a fast digital system calibration in a single point over the entire current dynamic range.

Table 1. Device summary

Order code	Package	Packing
STPM34TR	QFN32L 5x5x1	Tape and reel
STPM33TR	QFN32L 5x5x1	Tape and reel
STPM32TR	QFN24L 4x4x1	Tape and reel

Contents

1	Schematic diagram	9
2	Pin configuration	12
3	Absolute maximum ratings	16
4	Electrical characteristics	17
4.1	Pin programmability	23
5	Typical application example	24
6	Terminology	26
6.1	Conventions	26
6.2	Measurement error	26
6.3	ADC offset error	26
6.4	Gain error	26
7	Typical performance characteristics	27
8	Theory of operation	30
8.1	General operation description	30
8.2	Functional description of the analog part	31
8.2.1	Power management section	31
8.2.2	Analog front end	33
8.2.3	Clock generator	35
8.2.4	Power-on-reset (POR) and enable (EN)	36
8.3	Functional description of the digital part	38
8.3.1	Digital front end (SDSx bits)	38
8.3.2	Decimation block	38
8.3.3	Filter block	39
8.3.4	DC cancellation filter	39
8.3.5	Fundamental component filter	40
8.3.6	Reactive filter	40
8.4	Functional description of hardwired DSP	40

8.4.1	Active power and energy calculation	43
8.4.2	Fundamental active power and energy calculation	43
8.4.3	Reactive power and energy calculation	44
8.4.4	Apparent power and energy calculation	46
8.4.5	Sign of power	47
8.4.6	Calculation of power and energy	47
8.4.7	RMS calculation	49
8.4.8	Zero-crossing signal	52
8.4.9	Phase meter	53
8.4.10	Sag and swell detection	54
8.4.11	Tamper detection	59
8.4.12	AH accumulation	60
8.4.13	Status bits, event bits and interrupt masks	61
8.5	Functional description of communication peripheral	65
8.6	Communication protocol	66
8.6.1	Synchronization and remote reset functionality	67
8.6.2	SPI peripheral	69
8.6.3	UART peripheral	71
8.6.4	UART/SPI status register and interrupt control register	74
9	Application design and calibration	77
9.1	Application design	77
9.1.1	Example: current transformer case	78
9.2	Application calibration	80
9.2.1	Voltage and current calibration (CHV _x , CHCx bits)	80
9.2.2	Phase calibration (PHV _x , PHCx bits)	81
9.2.3	Power offset calibration (OFAx, OFAFx, OFRx, OFSx bits)	85
10	Register map	86
10.1	Register map graphical representation	87
10.2	Configuration register	100
10.3	UART/SPI registers	110
10.4	Data registers	113
11	Package information	115
11.1	QFN24L (4x4x1) 0.5 pitch package information	116

11.2	QFN32L (5x5x1) 0.5 pitch package information	118
11.3	QFN24L (4x4x1) packing information	120
11.4	QFN32L (5x5x1) packing information	120
12	Revision history	121

List of tables

Table 1.	Device summary	1
Table 2.	STPM34, STPM33, STPM32 pin description	14
Table 3.	Absolute maximum ratings	16
Table 4.	Thermal data.	16
Table 5.	Electrical characteristics	17
Table 6.	Programmable pin functions	23
Table 7.	Suggested external components in metering applications	25
Table 8.	Convention table.	26
Table 9.	Temperature compensation selection.	32
Table 10.	Current channel input preamplifier gain selection.	33
Table 11.	Clock tree	36
Table 12.	LPWx bits	41
Table 13.	STPM3x internal parameters	47
Table 14.	STPM3x basic calculations.	48
Table 15.	STPM3x current voltage LSB values	51
Table 16.	Voltage sag.	57
Table 17.	Voltage swell.	58
Table 18.	Current swell.	59
Table 19.	Tamper tolerance setting	59
Table 20.	AH accumulator LSB	61
Table 21.	Live events	63
Table 22.	Status register.	64
Table 23.	Communication pin description.	66
Table 24.	Communication session structures.	66
Table 25.	SPI control register.	69
Table 26.	LSBfirst example.	70
Table 27.	LSBfirst and MISO line	70
Table 28.	LSBfirst programming.	71
Table 29.	CRCenable programming.	71
Table 30.	UART control register US_REG1	73
Table 31.	UART control register US_REG2	73
Table 32.	Baud rate register examples.	74
Table 33.	UART/SPI status and interrupt control register.	75
Table 34.	Example 1 design data	78
Table 35.	Example 1 calculated data	79
Table 36.	LPWx bits, Cp, LED frequency relationships	79
Table 37.	Calibration target values	81
Table 38.	Calibrator calculation	81
Table 39.	Phase-delay	82
Table 40.	Phase compensation	84
Table 41.	Power offset LSB	85
Table 42.	Register map	87
Table 43.	Register map legend.	99
Table 44.	Row 0, DSP control register 1 (DSP_CR1).	100
Table 45.	Row 1, DSP control register 2 (DSP_CR2).	101
Table 46.	Row 2, DSP control register 3 (DSP_CR3).	102
Table 47.	Row 3, DSP control register 4 (DSP_CR4).	103
Table 48.	Row 4, DSP control register 5 (DSP_CR5).	103

Table 49.	Row 5, DSP control register 6 (DSP_CR6)	104
Table 50.	Row 6, DSP control register 7 (DSP_CR7)	104
Table 51.	Row 7, DSP control register 8 (DSP_CR8)	104
Table 52.	Row 8, DSP control register 9 (DSP_CR9)	104
Table 53.	Row 9, DSP control register 10 (DSP_CR10)	104
Table 54.	Row 10, DSP control register 11 (DSP_CR11)	105
Table 55.	Row 11, DSP control register 12 (DSP_CR12)	105
Table 56.	Row 12, digital front end control register 1 (DFE_CR1)	105
Table 57.	Row 13, digital front end control register 2 (DFE_CR2)	105
Table 58.	Row 14, DSP interrupt control mask register 1 (DSP_IRQ1)	106
Table 59.	Row 15, DSP interrupt control mask register 2 (DSP_IRQ2)	107
Table 60.	Row 16, DSP status register 1 (DSP_SR1)	108
Table 61.	Row 17, DSP status register 2 (DSP_SR2)	109
Table 62.	Row 18, UART/SPI control register 1 (US_REG1)	110
Table 63.	Row 19, UART/SPI control register 2 (US_REG2)	110
Table 64.	Row 20, UART/SPI control register 3 (US_REG3)	111
Table 65.	Row 21, DSP live event 1 (DSP_EV1)	113
Table 66.	Row 22, DSP live event 2 (DSP_EV2)	114
Table 67.	QFN24L (4x4x1) 0.5 pitch package mechanical data	117
Table 68.	QFN32L (5x5x1) 0.5 pitch package mechanical data	119
Table 69.	Document revision history	121


List of figures

Figure 1.	STPM34 block diagram	9
Figure 2.	STPM33 block diagram	10
Figure 3.	STPM32 block diagram	11
Figure 4.	STPM34 pinout (top view), QFN32L 5x5x1	12
Figure 5.	STPM33 pinout (top view), QFN32L 5x5x1	13
Figure 6.	STPM32 pinout (top view), QFN24L 4x4x1	13
Figure 7.	SPI timings	21
Figure 8.	SPI enable and disable timing diagrams	21
Figure 9.	UART enable and disable timing diagrams	22
Figure 10.	Output load circuit for enable and disable times	22
Figure 11.	STPM34 application schematic	24
Figure 12.	Active energy error vs. current gain=2x integrator off	27
Figure 13.	Active energy error vs. current gain=16x integrator off	27
Figure 14.	Active energy error vs. frequency gain=2x integrator off	27
Figure 15.	Active energy error vs. frequency gain=16x integrator off	27
Figure 16.	Reactive energy error vs. current gain=2x integrator off	28
Figure 17.	Reactive energy error vs. current gain=16x integrator off	28
Figure 18.	Reactive energy error vs. frequency gain=2x integrator off	28
Figure 19.	Reactive energy error vs. frequency gain=16x integrator off	28
Figure 20.	Active energy error vs. current gain=16x integrator on	29
Figure 21.	Reactive energy error vs. current gain=16x integrator on	29
Figure 22.	Power management internal connection scheme and polarization	32
Figure 23.	Temperature compensation typical curves	33
Figure 24.	Analog front end internal scheme	34
Figure 25.	Block diagram of the modulator	34
Figure 26.	Different oscillator circuits (a): with quartz; (b): with external source	35
Figure 27.	Clock feed for multiple devices	36
Figure 28.	Power-on-reset sequence	37
Figure 29.	Global startup reset	37
Figure 30.	DSP block functional description	38
Figure 31.	Filter block diagram	39
Figure 32.	DSP block diagram	42
Figure 33.	Active power and energy calculation block diagram	43
Figure 34.	Fundamental active power and energy calculation block diagram	44
Figure 35.	Reactive power and energy calculation block diagram	45
Figure 36.	Apparent power and energy calculation block diagram	46
Figure 37.	Power sign status bit delay	47
Figure 38.	RMS block	50
Figure 39.	Zero-crossing generation	52
Figure 40.	Zero-crossing signal	53
Figure 41.	Phase meter	53
Figure 42.	Sag and swell detection blocks	55
Figure 43.	Sag detection process	56
Figure 44.	Swell detection process	57
Figure 45.	AH accumulation block	60
Figure 46.	AH accumulation thresholds	61
Figure 47.	Single communication time frame	67
Figure 48.	Memory data organization	67

Figure 49.	Latching and reset through SYN pulses	68
Figure 50.	Latching through SYN pulses	69
Figure 51.	UART frame	72
Figure 52.	Phase shift error	83
Figure 53.	QFN24L (4x4x1) 0.5 pitch package outline	116
Figure 54.	QFN24L (4x4x1) 0.5 pitch recommended footprint.	117
Figure 55.	QFN32L (5x5x1) 0.5 pitch package outline	118
Figure 56.	QFN32L (5x5x1) 0.5 pitch recommended footprint.	119
Figure 57.	QFN24L (4x4x1) carrier tape outline	120
Figure 58.	QFN32L (5x5x1) carrier tape outline	120
Figure 59.	Feed direction of square QFN24L and QFN32L reel	120

1 Schematic diagram

Figure 1. STPM34 block diagram



GIPG1303141224LM

Figure 2. STPM33 block diagram





Figure 3. STPM32 block diagram



2 Pin configuration

Figure 4. STPM34 pinout (top view), QFN32L 5x5x1




Figure 5. STPM33 pinout (top view), QFN32L 5x5x1




Figure 6. STPM32 pinout (top view), QFN24L 4x4x1




Table 2. STPM34, STPM33, STPM32 pin description

STPM34	STPM33	STPM32	Name	Description and multiplexed function	Voltage range	Functional section
1	1	1	CLKOUT/ZCR	-Zero-crossing output -System clock output	From 0 to V _{CC}	Multifunctional
2	2	2	CLKIN/XTAL2	-Input of external clock -External crystal input 2	From 0 to V _{CC}	Oscillator
3	3	3	XTAL1	-External crystal input 1	From 0 to V _{CC}	Oscillator
4	4	4	LED1	-Pulse output 1 -Primary current SD bitstream	From 0 to V _{CC}	Multifunctional
5	5	5	LED2	-Pulse output 2 -Secondary current SD bitstream	From 0 to V _{CC}	Multifunctional
6	6	6	INT1	-Interrupt 1 -Primary voltage SD bitstream	From 0 to V _{CC}	Multifunctional
7	7		INT2	-Interrupt 2 -Secondary voltage SD bitstream	From 0 to V _{CC}	Multifunctional
8	8	7	EN	Enable pin	From 0 to V _{CC}	Signal
9	9	8	VIP1	Positive voltage primary input	From -0.3 V to 0.3 V	Signal
10	10	9	VIN1	Negative voltage primary input	From -0.3 V to 0.3 V	Signal
11	11	10	IIP1	Positive current primary input	From -0.3 V to 0.3 V	Signal
12	12	11	IIN1	Negative current primary input	From -0.3 V to 0.3 V	Signal
13	13		IIN2	Negative current secondary input	From -0.3 V to 0.3 V	Signal
14	14		IIP2	Positive current secondary input	From -0.3 V to 0.3 V	Signal
15	-		VIN2	Negative voltage secondary input	From -0.3 V to 0.3 V	Signal
16	-		VIP2	Positive voltage secondary input	From -0.3 V to 0.3 V	Signal
17	17	12	VREF1	Output of voltage reference 1	From 1.16 V to 1.18 V	Power
18	18	13	GND_REF	Analog ground of VREF		Power
19	19		VREF2	Output of voltage reference 2	From 1.16 V to 1.18 V	Power
20	20	14	GNDA	Analog ground (shield)		Power

Table 2. STPM34, STPM33, STPM32 pin description (continued)

STPM34	STPM33	STPM32	Name	Description and multiplexed function	Voltage range	Functional section
21	21	15	VDDA	Output of voltage regulator	3.0 V	Power
22	22	16	GND_REG	Ground		Power
23	23	17	VCC	Voltage supply	From 3.0 V to 3.6 V	Power
24	15, 16, 24, 25	-	NC	Not connected		
25, 26	26	18	GNDD	Digital ground		Power
27	27	19	VDDD	Output of voltage regulator	1.2 V	Power
28	28	20	SYN	Synchronization pin	From 0 to V _{CC}	SPI
29	29	21	SCS	Chip-select SPI/UART select	From 0 to V _{CC}	SPI/UART
30	30	22	SCL	SPI clock	From 0 to V _{CC}	SPI
31	31	23	MOSI/RXD	SPI master OUT slave IN UART RX	From 0 to V _{CC}	SPI/UART
32	32	24	MISO/TXD	SPI master IN slave OUT UART TX	From 0 to V _{CC}	SPI/UART

3 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC input voltage	-0.3 to 4.2	V
V_{ID}	Any pin input voltage	-0.3 to $V_{CC} + 0.3$	V
V_{IA}	Analog pin input voltage (VIP, VIN, IIP, IIN)	-0.7 to 0.7	V
ESD	Human body model (all pins)	± 2	kV
I_{LATCH}	Current injection latch-up immunity	100	mA
T_{OP}	Operating junction temperature range	-40 to 85	°C
T_j	Junction temperature	-40 to 150	°C
T_{STG}	Storage temperature range	-55 to 150	°C

Note: *Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.*

Table 4. Thermal data

Symbol	Parameter	Package	Value	Unit
R_{thJA}	Thermal resistance junction-ambient	QFN32L 5x5x1	30	°C/W
		QFN24L 4x4x1	20	

Note: *This value is referred to single-layer PCB, JEDEC standard test board.*

4 Electrical characteristics

$V_{CC} = 3.3 \text{ V}$, $C_L = 1 \mu\text{F}$ between V_{DDA} and GND_A, $C_L = 4.7 \mu\text{F}$ between V_{DDD} and GND_D, $C_L = 1 \mu\text{F}$ between V_{CC} and GND, $C_L = 100 \text{ nF}$ between VREF1, 2 and GNDREF, $F_{CLK} = 16 \text{ MHz}$, $T_{AMB} = 25^\circ\text{C}$, EN = V_{CC} , SPI/UART not used, unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
General section						
V_{CC}	Operating supply voltage		2.95	3.3	3.65	V
I_{CC}	Operating current	STPM32		4.3		mA
		STPM33		5.0		
		STPM34		5.9		
		STPM34 Primary channel ON: ENVREF1 = 1, enV1 = enC1 = 1 Secondary channel OFF: ENVREF2 = 0, enV2 = enC2 = 0		4.5		
		STPM34 Primary current channel ON only: ENVREF1 = 1, enV1 = 0, enC1 = 1 Secondary channel OFF: ENVREF2 = 0, enV2 = enC2 = 0		4.0		
F_{CLK}	Nominal frequency			16		MHz
Power management (VDDA, VDDD, GNDA, GNDD, GND_REG, EN)						
V_{POR}	Power-on-reset on V_{CC}			2.5		V
I_{STBY}	Standby current consumption	EN=GND		<1		uA
V_{DDA}	Analog regulated voltage			2.85		V
V_{DDD}	Digital regulated voltage			1.2		V
PSRR _{REGS}	Power supply rejection ratio ⁽¹⁾	50 Hz		50		dB
On-chip reference voltage (VREF1, VREF2)						
V_{REF}	Reference voltage	No load on V_{REF} $T_C = 010$ (default)		1.18		V
T_C	Temperature coefficient ⁽²⁾	Default		30		ppm/ [°] C
T_{Cstep}	TC programmable step ⁽²⁾			±30		ppm/ [°] C

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Analog inputs (VIP1, VIN1, VIP2, VIN2, IIP1, IIN1, IIP2, IIN2)						
V_{MAX}	Maximum input signal levels	Voltage channels (VIP1-VIN1, VIP2-VIN2)	-300		+300	V
		Current channels (IIP1-IIN1, IIP2-IIN2) Gain 2X Gain 4X Gain 8X Gain 16X	-300 -150 -75 -37.5		+300 +150 +75 +37.5	mV
V_{off}	Amplifier offset ⁽²⁾	Shorted and grounded input		1		mV
Z_{Vin}	Voltage channel input impedance ⁽¹⁾			8		MΩ
Z_{lin}	Current channel input differential impedance ⁽¹⁾	Gain 2X Gain 4X Gain 8X Gain 16X		90 170 300 510		kΩ
G_{ERR}	Channel gain error	Input $V_{MAX}/2$		±5		%
	Crosstalk ⁽¹⁾	Voltage to current channels		-120		dB
		Current to voltage channels		-120		
Digital I/O (CLKOUT/ZCR, XTAL1, CLKIN/XTAL2, LED1, LED2, INT1, INT2)						
V_{IH}	Input high-voltage		0.75 V_{CC}		3.3	V
V_{IL}	Input low-voltage	$V_{CC} = 3.2$ V	-0.3		0.6	V
V_{OH}	Output high-voltage	$I_O = -1$ mA, $C_L = 50$ pF, $V_{CC} = 3.2$ V	$V_{CC}-0.4$			V
V_{OL}	Output low-voltage	$I_O = +1$ mA, $C_L = 50$ pF, $V_{CC} = 3.2$ V			0.4	V
Energy measurement accuracy						
AP	Active power	Over dynamic range 5000:1 PGA = 2 to 16		0.1		%
		Over dynamic range 10000:1 PGA = 2 to 16		0.5		
RP	Reactive power	Over dynamic range 2000:1 PGA = 2 to 16		0.1		
RMS	Voltage RMS	Over dynamic range 1:200		0.5		%
	Current RMS	Over dynamic range 1:500		0.5		
f_{BW}	Effective bandwidth	-3 dB, HPF = 1	4		3600	Hz
Sigma-delta ADC performance						
OSF	Oversampling frequency			4		MHz
DR	Decimation ratio			1/512		

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
F_s	Sampling frequency			7.8125		kHz
FBW	Flat band	<0.05 dB allowed ripple	2			kHz
BW	Effective bandwidth	-3 dB, HPF=0	0		3600	Hz
DC measurement accuracy						
$PSRR_{AC}$	Power supply AC rejection ⁽²⁾	Voltage input shorted Current input shorted $V_{CC} = 3.3 \text{ V} \pm 150 \text{ mVp}$ @ 1 kHz		65		dB
SPI timings⁽³⁾						
t_{en}	Time between selection and clock		50			ns
t_{clk}	Clock period		50			ns
t_{cpw}	Clock pulse width		25			ns
t_{setup}	Set-up time before slave sampling		10			ns
t_{hold}	Hold time after slave sampling		40			ns
$tpZL$	Enable to low level time	$V_{CC} = 3.3 \text{ V} \pm 10\%$, $V_{IN} = 0$ to 3 V, 1 MHz, Rise time = fall time = 6 ns $RL = 1 \text{ k}\Omega$, $CL = 50 \text{ pF}$ see Figure 10		25		ns
$tpLZ$	Disable from low level time			15		ns
UART timings⁽³⁾						
t_1		CS enable to RX start	5			ns
t_2		Stop bit to CS disable	1			μs
t_3		CS disable to TX idle hold time			250	ns
$tpZH$	Enable to high level time	$V_{CC} = 3.3 \text{ V} \pm 10\%$, $V_{IN} = 0$ to 3 V, 1 MHz, Rise time = fall time = 6 ns $RL = 1 \text{ k}\Omega$, $CL = 50 \text{ pF}$ see Figure 10		21		ns
$tpHZ$	Disable from high level time			11		ns
SYN timings⁽³⁾						
t_{latch}	Time between de-selection and latch		20			ns
t_{lpw}	Latch pulse width		4			μs
t_w	Time between two consecutive latch pulses		4			μs

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t_rpw	Reset pulse width		4			μs
t_rel	Time between pulse and selection		40			ns

1. Guaranteed by design.
2. Guaranteed by characterization.
3. Guaranteed by application.

Figure 7. SPI timings




Figure 8. SPI enable and disable timing diagrams






Figure 9. UART enable and disable timing diagrams**Figure 10. Output load circuit for enable and disable times**

(*) Probe and board capacitance included

GIPG100320151244LM

4.1 Pin programmability

Table 6. Programmable pin functions

Name	Multiplexed function	Functional description	I/O
CLKOUT/ZCR	System clock signal	Clock signals (<i>DCLK</i> , <i>SCLK</i> , <i>MCLK</i> , <i>CLKIN</i>)	Output
	Zero-crossing	Line voltage/current zero-crossing	
LED1	Programmable pulse 1	Primary channel energies (A, AF, R, S) ⁽¹⁾	Output
		Secondary channel energies (A, AF, R, S)	
		Primary ± secondary channel energies (A, AF, R, S)	
	SD out current (DATI1)	Sigma-delta bitstream of primary current channel	
LED2	Programmable pulse 2	Primary channel energies (A, AF, R, S)	Output
		Secondary channel energies (A, AF, R, S)	
		Primary ± secondary channel energies (A, AF, R, S)	
	SD current (DATI2)	Sigma-delta bitstream of secondary current channel	
INT1	Interrupt	Programmable interrupt 1	Output
	SD voltage (DATV1)	Sigma-delta bitstream of primary voltage	
INT2	Interrupt	Programmable interrupt 2	Output
	SD out voltage (DATV2)	Sigma-delta bitstream of secondary voltage	
SCS	SPI/UART select	Serial port selection at power-up	Output
	Chip-select	SPI/UART chip-select	
MOSI/RXD	SPI master OUT slave IN	SPI	Input
	UART RX	UART	
MISO/TXD	SPI master IN slave OUT	SPI	Output
	UART TX	UART	

1. A: active wideband; AF: active fundamental; R: reactive; S: apparent.

5 Typical application example

Figure 11 below shows the reference schematic of an application with the following properties:

- Constant pulses $C_P = 41600 \text{ imp/kWh}$
- $I_{\text{NOM}} = 5 \text{ A}$
- $I_{\text{MAX}} = 90 \text{ A}$

Typical values for current sensor sensitivity are indicated in *Table 7*.

For more information about the application dimensioning and calibration please refer to *Section 9*.

Figure 11. STPM34 application schematic




Table 7. Suggested external components in metering applications

Function	Component	Description	Value	Tolerance		Unit
Line voltage interface	Resistor divider	R to R ratio $V_{RMS}=230\text{ V}$	1:1650	$\pm\pm$ 1%	50 ppm/ $^{\circ}\text{C}$	V/V
		R to R ratio $V_{RMS}=110\text{ V}$	1:830			
Line current interface	Rogowski coil	Current-to-voltage ratio k_S	0.15	$\pm\pm$ 5%	50 ppm/ $^{\circ}\text{C}$	mV/A
	CT		2.4			
	Shunt		0.3	$\pm\pm$ 5%		

Note: Above listed components refer to typical metering applications. The STPM3x operation is not limited to the choice of these external components.