



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Lime Microsystems Limited

Surrey Technology Centre
Occam Road
The Surrey Research Park
Guildford, Surrey GU2 7YG
United Kingdom



Tel: +44 (0) 1483 685 063
e-mail: enquiries@limemicro.com

Universal Radio Development Platform User Guide

- User Guide for STREAM & UNITE7002 boards -

REVISION HISTORY

The following table shows the revision history of this document:

Date	Version	Description of Revisions
06/12/2014	1.0	Initial version
08/12/2014	1.1	Corrected Formatting Issues
23/01/2015	2.0	STREAM hardware description added
06/03/2015	2.1	Formatting correction
20/03/2015	2.2	Updated software, calibration and programming procedures
27/03/2015	2.3	Added section to load the bitstream files

Table of Contents

1	INTRODUCTION.....	5
2	COMPLETE DEVELOPMENT PACKAGE.....	6
3	STREAM BOARD KEY FEATURES	7
3.1	STREAM board overview	8
3.2	STREAM board architecture	11
3.2.1	LMS7002M based boards connectivity (FMC/RFDIO)	12
3.2.2	SDRAM	14
3.2.3	USB 3.0 controller	14
3.2.4	Ethernet Controller.....	15
3.2.5	DVI controller	15
3.2.6	Mictor connector	15
3.2.7	USB 2.0 Host	15
3.2.8	Clock Distribution	15
4	GETTING STARTED WITH DESIGN KIT.....	17
4.1	DEMO Setup.....	17
4.2	DEMO Procedure	18
4.2.1	Power up the kit	18
4.2.2	Connect <i>lms7suite</i> to the boards.....	19
4.2.3	Setup UNITE7002 Board	19
4.2.4	Calibrate TX path	22
4.2.5	Load waveform for Tx Path.....	25
4.2.6	Measure Tx Path EVM	26
4.2.7	Run FTTviewer to analyze receiver spectrum.....	27
4.2.8	Calibrate Rx path	28
5	APPENDIX I	31
5.1	FX3 microcontroller drivers installation	31
5.2	USB3 Windows driver installation procedure	31
5.3	Firmware installation for USB microcontroller	34
5.3.1	Uploading firmware to the FX3 RAM.....	35
5.3.2	Uploading firmware to empty FLASH	36
5.3.3	Uploading firmware to non-empty external FLASH memory	36
6	APPENDIX II.....	37
6.1	USB2 Windows driver installation procedure	37

6.2	Determining Serial Port.....	39
7	APPENDIX III	40
7.1	Load bitstream to FPGA	40

1 Introduction

The universal radio development platform, based on the Stream board and flexible, multi standard Lime transceiver boards, enables developers to implement their products for a wide variety of wireless communication applications efficiently and cost effectively. The main ideas are to:

- Accelerate the evaluation and development time.
- Experiment and evaluate new modulation schemes and wireless systems, operating over a wide frequency range.
- Easily modify and manufacture the platform for new designs using the Open Source database for the complete kit.

This document provides the following information:

- Design kit content description and first demo example
- Software installation, setup and programming of the Stream board.
- Example files for running the complete platform.

2 Complete Development Package

Complete design kit content for Stream and UNITE7002 board showed in *Figure 1*.



Figure 1 Stream & UNITE7002 complete package

Development kit content:

- Stream board
- UNITE7002 board
- 12 volt / 5 ampere power supply
- Micro-USB3 to Type A Male adapter cable
- Mini-USB2 cable
- Power cable with banana plugs for UNITE7002
- USB stick containing [\[link\]](#):
 - Lime7Suite GUI and register setup for LMS7002M transceiver
 - FPGA bitstreams and project files
 - USB3 controller drivers
 - Waveforms
 - Windows drivers for UNITE7002

3 Stream Board Key Features

The STREAM development board provides a hardware platform for developing and prototyping high-performance and logic-intensive digital and RF designs using Altera's Cyclone IV FPGA and Lime Microsystems transceiver. The board provides a wide range of peripherals and memory interfaces to connect to Lime's current offering of transceiver evaluation boards and Open Source MyriadRF boards.

For more information on the following topics, refer to the respective documents:

- RFDIO connector RF evaluation boards, refer to MyriadRF project [[link](#)]
- Cyclone IV device family, refer to Cyclone IV Device Handbook [[link](#)]
- LMS7002M transceiver resources [[link](#)]
- LMS6002D transceiver resources [[link](#)]

Stream board features:

- **FPGA Features**
 - Cyclone IV EP4CE40F23C7N device in 484-pin FBGA
 - 39'600 LEs
 - 1134 Kbits embedded memory
 - 116 embedded 18x18 multipliers
 - 4 PLLs
- **FPGA Configuration**
 - JTAG mode configuration
 - Serial mode configuration via Cypress FX3
- **Memory Devices**
 - 2x64MB (16bit) SDRAM
- **Micro SD Card Socket**
 - SD card access via USB HOST controller
- **Ethernet**
 - USB HOST controller
 - 10/100/1000 Mb/s RJ45
 - 3 status LEDs
- **USB Interface**
 - Embedded Dual USB HOST 2nd generation
 - Cypress FX3 Super Speed USB 3rd generation controller
- **Display**
 - DVI transmitter (TFP410), HDMI Jack
- **High-Speed mezzanine connectors**
 - FMC (FPGA Mezzanine Card) LPC connector for UNITE7002 board
 - RFDIO (FX10-80P) High speed connector for MyriadRF family boards
- **Connections**
 - Mictor E5346A Agilent Test Equipment connector
 - 12V DC power jack
 - GPIOs headers
 - 2x USB2A Jack

- USB3B Micro Jack
- **Clock System**
 - 30.72MHz on board oscillator
 - Programmable clock generator for the FPGA reference clock input and RF mezzanine boards
 - Locking to external clock circuit
 - U.FL clock input
- **Board Size 110mm x 124mm (4.3" x 4.9")**

3.1 STREAM board overview

Stream board version 2, revision 1 picture with highlighted major connections showed in the *Figure 2*.




Figure 2 STREAM Development Board

Board components description showed in the *Table 1* and *Table 2*.

Table 1. Board components

Featured Devices		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
IC1	FPGA	Cyclone IV EP4CE40F23C7N, 484-FBGA
J20	RFDIO connector	Provides digital data and control to MyriadRF boards
J21	FMC connector	Provides digital data and control to UNITE7002 board
IC6	USB3.0 microcontroller	Cypress FX3 Supper Speed USB 3 rd generation controller
IC8	USB2.0 microcontroller	Embedded Dual USB HOST 2 nd generation controller
IC9	IC	DVI transceiver
IC10	IC	Ethernet GbE Controller
Configuration, Status and Setup Elements		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
J3	Jumper	USB3.0 boot from SPI flash IC5
J5	JTAG chain pinheader	USB3.0 microcontroller's debugging pinheader
J23	JTAG chain pinheader	FPGA programming pinheader for Altera USB-Blaster download cable
J11	Pinheader	USB2.0 microcontroller's debugging pinheader for VNC2 debug module
SW2	Button	USB3.0 microcontroller reset button
R1, R79, R2, R80, R3, R81, R4, R114	0 Ohm resistor	FPGA MSEL[3:0], by default Passive Serial Standard configuration scheme is selected
LD1, LD2, LD3	Status LED	User defined FX3 LEDs
LD4	Power LED	Illuminates when USB 5V power is present
LD9, LD10, LD11	Status LED	User defined FPGA LEDs
D4, D5	Status LED	User defined VNC2 LEDs
SW3	Button	Ethernet controller's reset button
R94, R95; R92, R93; R90, R91; R86, R87	0 Ohm resistor	Ethernet MODE[3:0], default GMII/MII mode
R96, R97; R100, R101; R108, R109	0 Ohm resistor	PHYAD[2:0], default physical address "00000"
SW4	Button	FPGA reset button
General User Input/Output		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
J1	Pinheader	7 FPGA GPIOs
J4	Pinheader	USB3.0 controller's 6 GPIOs, USB2.0 controllers 3 GPIOs
J8	Pinheader	Two 12bit ADC inputs

Table 2 Board components

Memory Devices		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
IC2, IC3	DDR2 memory	512Mbit DDR2 SDRAM with a 16-bit data bus
J10	microSD socket	microSD card
IC5	Flash memory	4Mbit flash, FX3 boot
IC15	Flash memory	16Mbit flash, FPGA configuration
Communication Ports		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
J2	USB3.0 microB connector	
J6, J7	USB2.0 A socket	Two USB2.0 A type sockets
J12	HDMI connector	
J13	Connector	Agilent test equipment interface
J9	Connector	RJ45 Ethernet connector
Clock Circuitry		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
XO5	TCXO	E6245LF 30.72MHz oscillator
IC11	IC	Programmable clock generator for the FPGA reference clock input and RF boards
U2	IC	ADF4002 phase/frequency detector
X1	U.FL connector	RF connector for external clock
LD5	LED	Illuminates than onboard oscillator phase is locked to external clock
Power Supply		
<i>Board Reference</i>	<i>Type</i>	<i>Description</i>
J18	DC input jack	12V DC power supply
LD6, LD7, LD8	LED	Illuminates than board is powered on
J22	Jumper	Jumper to provide 12V DC to FMC connector

3.2 STREAM board architecture

The heart of the STREAM Development board is Altera Cyclone IV FPGA. It's main function is to transfer digital data between MyriadRF board or UNITE7002 to PC through USB or Ethernet ports. The block diagram for Stream board showed in the *Figure 3*.




Figure 3 STREAM Development Board Block Diagram

3.2.1 LMS7002M based boards connectivity (FMC/RFDIO)

Stream board is designed to interface with UNITE7002 board via FMC connector and MyriadRF7 boards via to FX10-80P connector. The FX10-80P connector pinout has been standardized and known as RFDIO standard [\[link\]](#).

LMS7002M digital interface requires 12-bit data, *IQSEL_Enable*, *FCLK*, *MCLK*, *TXNRX* signals for each transmit and receive ports. The simplified interface block diagram showed in the *Figure 4*.




Figure 4 Simplified MyriadRF (RFDIO connector) and UNITE7002 (FMC connector) connection to FPGA block diagram

The interface and control signals are described below:

- **Digital Interface Signals:** MyriadRF7 and UNITE7002 boards are using same data bus *DIQ1_D[11:0]* and *DIQ2_D[11:0]*, *IQSEL_Enable1* and *IQSEL_Enable2*, *FCLK1* and *FCLK2*, *MCLK1* and *MCLK2* signals to transfer data to/from FPGA. Indexes 1 and 2 indicate transceiver digital data *PORT-1* or *PORT-2*. Any of these ports can be used to transmit or receive data. By default *PORT-1* is selected as transmit port and *PORT-2* is selected as receiver port. The *FCLK#* is input clock and *MCLK#* is output clock for LMS7002M transceiver. *TXNRX* signals sets ports directions. For LMS7002M interface timing details refer to LMS7002M transceiver datasheet page 12-13. [\[link\]](#).
- **SPI Interface:** LMS7002M transceiver is configured via 4-wire SPI interface; *LMS_SPI_MOSI*, *LMS_SPI_MISO*, *LMS_SPI_SCK*, *LMS_SPI_CS*. The SPI interface controlled from FPGA Bank 8 (2.5V).
- **I2C Interface:** used to control external clock synthesizer on UNITE7002 board. The signals *LMS_I2C_CLK*, *LMS_I2C_DATA* connected to FPGA Bank 8 (2.5V).
- **MIPI Interface:** *MIPI_DATA*, *MIPI_SCK* – MyriadRF board RF tuners programming interface connected to FPGA Bank 8 (2.5V).
- **RSSI_ADC Interface:** *RSSI_ADC_0*, *RSSI_ADC_1* – LMS7002M receiver power detector analog output. Index corresponds to MIMO channel. These signals are connected to 12-bit ADCs (U9, U10). ADCs are controlled via the SPI interface by FPGA signals: *LMS_SPI_SCK*, *LMS_SPI_MISO*, *ADC_SPI_CS0*, *ADC_SPI_CS1*. The signals connected to FPGA Bank 8 (2.5V).
- **GPIO signals:** *LMS_GPIO[3:0]* – are used only to control MyriadRF boards RF switches. The signals connected to FPGA Bank 7 (3.3V).
- **Control Signals:** these signals are used for optional functionality:
 - *LMS_RXEN*, *LMS_TXEN* – receiver and transmitter enable/disable signals connected to FPGA Bank 8 (2.5V).
 - *LMS_RESET* – LMS7002M reset connected to FPGA Bank 7 (3.3V).
 - *MyriadPRSNT* – indication signal for MyriadRF board. If board is not connected to RFDIO port, signal is “Logic High”, if board is connected - signal is “Logic Low”.
 - *LMSS_iqsel1_dir*, *LMS_iqsel2_dir* – IQSEL_Enable direction control signal for UNITE7002 board digital buffers. By default *LMS_iqsel1_dir* is “1” and *LMS_iqsel2_dir* is “0”. This condition configures *IQSEL_Enable1* as transmitter (input signal) for LMS7002M; *IQSEL_Enable2* is configured as receiver (output signal) from LMS7002M.

- *LMS_dio_dir_ctrl1*, *LMS_dio_dir_ctrl2* – digital data direction control for UNITE7002 board buffers, by default *DIQ1_D[11:0]* is transmitter data and *DIQ2_D[11:0]* is receiver data.
- *LMS_dio_buff_oe* – UNITE7002 board digital buffers outputs enable signal, by default outputs are enabled. This signal is used to prevent short circuit between buffers outputs and LMS7002M outputs. Buffer outputs must be enabled after other signal directions are set.
- *LMS_SBEN* – is additional SPI enable pin used to control optional phase locked loop on UNITE7002 board. This controlled is used when frequency error of the crystal oscillator on UNITE7002 board has to be calibrated with external equipment. The *LMS_SBEN* is a “*chip select*” signal for SPI interface. The additional PLL is using same SPI lines as LMS7002M – *LMS_SPI_SCK*, *LMS_SPI_MISO*.

3.2.2 SDRAM

Stream board has two 64MB (16bit bus) SDRAM ICs (W9751G6KB [\[link\]](#)) connected to double data rate pins on Cyclone IV 1.8V Bank 3 and Bank 4. The memory can be used for data manipulation at high data rates between transceiver and FPGA. The memory is also used to load Linux operation system.

3.2.3 USB 3.0 controller

Lime7Suite software controls Stream board via the USB3 microcontroller (CYUSB3013 [\[link\]](#)). The data transfer to/from the board, SPI communication, FPGA configuration is done via the USB3 controller. The controller signals description showed below:

- FX3 digital data *FX3_DQ[15:0]* is connected to Cyclone IV 1.8V Bank 2.
- *FX3_CTL[12:0]* – FX3 control signals.
- *FX3_GPIO[5:0]* are available on J4 pinheader.
- *FX3_LED[2:0]* (*LD1*, *LD2*, *LD3*) – user defined debugging LEDs.
- *FX3_GPIO42*, *FX3_GPIO43*, *FX3_GPIO44* – connected to Cyclone IV 3.3V Bank 7 user defined GPIOs.
- *FX3_CONF_DONE*, *FX3_NSTATUS*, *FX3_DATA0*, *FX3_NCONFIG*, *FX3_DCLK* – are used to program FPGA via FX3 controller.
- *PMODE[2:0]* – boot options, by default boot from SPI and USB boot is enabled. If J3 jumper is present FX3 will boot from IC5 flash memory.
- *FX3 SPI* interface is used to program IC5 flash memory, boot from IC5 flash memory, read/write U1 flash memory. Also FX3 SPI is connected to FPGA 3.3V Bank 7. U1 flash memory is used to load FPGA configuration via FX3 controller.
- SW2 – resets FX3, all IOs are in tristate state during a hard reset.
- J5 – FX3 JTAG programming/debugging pin header.

3.2.4 Ethernet Controller

Stream board is equipped with Ethernet (Micrel KSZ9021GN [\[link\]](#)) port that can be used as alternative high speed data interface to PC. By default Ethernet port is configured to GMII/MII mod. 8-bits transmit data and 8-bits receive data are connected to FPGA Bank 5 (3.3V). The controller signals description showed below:

- *CLK125_EN* – enables/disables 125 MHz clock output from pin 55 (*CLK125_NDO*), by default it is “0” and clock output is disabled.
- *LED_MODE* – default “0”, tri-color dual LED mode
- Ethernet controller physical address is set to “00000”.
- SW3 – button, resets Ethernet controller

3.2.5 DVI controller

DVI controller (TI TFP410 [\[link\]](#)) 12-bit data bus *DVI_d[11:0]* and control signals are connected to FPGA Bank 1 (2.5V).

3.2.6 Mictor connector

Mictor 38-pin connector (J13) can be used as extension to Agilent Logic Analyzer equipment. 2x 16-bit data bus connected to FPGA Bank 6 (3.3V).

3.2.7 USB 2.0 Host

The USB 2.0 Host controller (VNC2-48L1B [\[link\]](#)) data bus *VIN_d[7:0]* connected to FPGA Bank 5 (3.3V).

USB2 controller can be programmed via FPGA using *VIN_debug*, *VIN_reset*, *VIN_prog* signals or via “*VNC2 Debug Module*” J11 connector

The microSD card is hosted by USB2 controller. The control commands are issued via the SPI interface.

3.2.8 Clock Distribution

Stream board has onboard 30.72 MHz TVCXO that is reference clock for FPGA (signal *CLK_FPGA2*) and for MyriadRF board (signal *CLK_IN*). See block diagram of the clock distribution system in *Figure 5*.

The optional clock generator (Si5351C [\[link\]](#)) can generate any reference clock frequency, starting from 8 kHz – 160 MHz, for MyriadRF and UNITE7002 boards digital interface clocks (*FCLK1*, *FCLK2*), FPGA reference clocks (*CLK_FPGA0*, *CLK_FPGA1*).

The onboard PLL (ADF4002 [\[link\]](#)) is used to synchronize onboard TVCXO with external equipment (via X1 U.FL connector) to calibrate frequency error. The ADF4002 is programmed by FX3 controller. The LD5 - illuminates when onboard oscillator frequency error is corrected.

X1 connector can also be used to supply external reference clock (fitting R151, removing R150).




Figure 5 Clocks block diagram

4 Getting Started with Design Kit

The Stream and UNITE7002 design kit comes with Lime7Suite software, which enables the control of the LMS7002M transceiver, run the “*FFTviewer*” to analyse the ADC spectrum, load wanted waveforms to FPGA. Two example waveforms are available in the kit:

- Single tone generated in the digital domain by a programmable logic-based
- W-CDAM TM1 with 64ch waveform

The digital signals are driven from the Altera FPGA to the DAC within the LMS7002M to produce a complex analog I&Q output, then mixed with an adjustable frequency RF carrier through the quadrature modulator. The resulting RF signal is transmitted to the analyser through the TX-side. The incoming RF signal is converted to baseband through the quadrature demodulator, digitized through the ADC and sent to the FPGA. The digitized signal can be analysed with Lime7Suite software.

4.1 DEMO Setup

The demo setup is showed in *Figure 6* . This demo uses single control software “*lms7suite.exe*” to control UNITE7002 board and Stream board.




Figure 6 Demo Setup for LMS7002EVb and Stream board

4.2 DEMO Procedure

The DEMO procedure steps are showed below:

1. Connect the DEMO setup as shown in Figure 6. To measure Tx EVM the VSA89601B software is required.
2. Power up the kit.
3. Connect *lms7suite* software to the boards
4. Setup UNITE7002 board:
 - a. Load the pre-set file
 - b. Synchronize Analyser with UNITE7002 board
5. Calibrate TX path
6. Load the test waveform
7. Measure EVM for Tx Path
8. Run FFTviewer to analyse receiver
9. Calibrate Rx path

4.2.1 Power up the kit

The Stream board comes preprogrammed and ready to use. Once board is connected to power supply, toggle power switch (SW5) on the board. The LED1 starts flashing immediately indicating that USB3 microcontroller is ready for operation. The LED3 is constantly illuminating, indicating that FPGA is loading the bitstream. See *Figure 7*.




Figure 7 LED3 illuminates, indicating the FPGA programming procedure

When LED3 stops to illuminate, the board is ready to connect to *lms7Suite*.

4.2.2 Connect *lms7suite* to the boards

When DEMO setup is ready, run the “*lms7suite.exe*” software, select **Options, Communication Settings** in top menu. New pop-up window should appear. Select COM port dedicated to the UNITE7002 board and **Cypress USB StreamExample (Stream)** name for Stream board. See figure *Figure 8*.




Figure 8 Communication port selection for UNITE7002 and Stream boards

When boards are connected, you should see the indication in bottom of the main GUI window, see figure *Figure 9*.




Figure 9 *lms7suite* board connections indication

NOTE: If **Communication Setting** window shows up as empty, install windows drivers for the board. Please follow the procedures described in the chapter “5.2 USB3 Windows driver installation procedure” and “6.1 USB2 Windows driver installation procedure”

4.2.3 Setup UNITE7002 Board

When boards are connected to the *lms7suite* software, the registers for the LMS7002M can be configured:

- a. Load the register pre-set file for the LMS7002M transceiver. This will set Tx PLL LO to 2140 MHz, RX LO to 1960MHz and configure the digital interface. To do that, press **Open** button in the GUI front panel. See *Figure 10*.




Figure 10 Select the pre-set file for transceiver

Select the *wfm_tx_rx_61MHz.ini* file in the `..\Stream_LMS7EVB_distro_06v_01r\gui` location, and press **OPEN**.




Figure 11 Select the *wfm_tx_rx61MHz.ini* file

In order for the changes to take effect press **GUI→ Chip**, as shown below in .




Figure 12 Load register setup to LMS7002M

At this point you should see the TX LO at 2140 MHz on analyser screen.

NOTE: If TX LO appears to be not locked, select the **B/SXT** channel in top right of the GUI, go to **SXR/SXT** tab and press **Calculate** and **Tune**.

NOTE: The index in the *.ini file name indicates the interface speed between LMS7002M and FPGA. To be able to run supplied waveforms files with GUI please select file *wfm_tx_rx_61MHz.ini*.

- b. The UNITE70002 has to be synchronized with analyser in order to correct frequency error. To do that, connect 10 MHz reference signal coming from analyser to X18 connector on the LMS7002 board. Select the **Bord Setup** tab in GUI and press **Synchronize**. See *Figure 10* The LD2 should light up, which indicates that board is synchronized.




Figure 13 Board level setup

4.2.4 Calibrate TX path

The LO leakage and IQ imbalance have to be calibrated for the LMS7002M transceiver in order to get optimum performance for Tx EVM measurement. The IQ imbalance calibration is done by generating CW and adjusting IQ phase/gain error for IQ mismatch. The LO leakage calibration is done by adjusting DC offset registers. The internal test NCO can be enabled for this purpose. To do this, select **TxTSP** tab in *lms7suite* and select the **Test Signal** as input for Tx path, as shown in figure below.




Figure 14 Enable the test NCO

NOTE: Before configuring **TxTSP** tab, select the **A/RXT** channel in top right of the GUI, On the transmitter output you should see the wanted CW with 3.8MHz offset from LO, unwanted SSB on the other side of spectrum and LO leakage. See *Figure 15*.




Figure 15 Not calibrated Tx Output

To do the LO leakage calibration, select **TxTSP** tab in the lms7suite GUI and adjust the **DC Corrector** settings for channel I and Q separately to get minimum LO leakage.




Figure 16 DC offset block control

To calibrate Unwanted SSB, use the **IQ Corrector** controls in the **TxTSP** tab. Change **I ch. gain** or **Q ch. gain** followed by **Phase correction** to reduce the Unwanted SSB.




Figure 17 IQ Corrector block control

Calibrated Transceiver TX output should look like in the *Figure 18*.




Figure 18 Calibrated Tx output

Once TX is calibrated the settings can be saved and can be recalled after chip power cycle. After calibration is complete and configure Tx path to accept data from Stream board; go to **TxTSP** and select **LML output** under Tx **Input Source** has to be selected to in TxTSP tab. See *Figure 14*.

NOTE: The Tx IQ and LO leakage calibration procedure can be done using auto calibration routines. The routines are accessed from **Calibration** tab in the GUI.

4.2.5 Load waveform for Tx Path

The programmed FPGA is acting as waveform player for LMS7002M transceiver. In order to load the waveform, select **Modules** from top menu, then **FPGA Controls** from the drop down menu. See *Figure 19*.




Figure 19 Select FPGA Control window

New window will appear in the bottom of the GUI, offering you to load supplied waveforms or custom waveforms. Please select to load WCDMA waveform by clicking on **W-CDMA** button. See *Figure 20*.




Figure 20 Waveform selection

The file loading process to the FPGA is shown by indication bar, see *Figure 21*.




Figure 21 Loaded waveform indication