

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









STTS424E02

Memory module temperature sensor with a 2 Kb SPD EEPROM

Not recommended for new design

Features


 STTS424E02 includes a JEDEC JC 42.4 compatible temperature sensor, integrated with industry standard 2 Kb serial presence detect (SPD) EEPROM (STTS2002 is recommended for new designs)

Temperature sensor

- Temperature sensor resolution: 0.25 °C (typ)/LSB
- Temperature sensor accuracy:
 - ± 1 °C from +75 °C to +95 °C
 - ± 2 °C from +40 °C to +125 °C
 - $-\pm3$ °C from -40 °C to +125 °C
- ADC conversion time: 125 ms (max)
- Supply voltage: 2.7 V to 3.6 V
- Maximum operating supply current: 210 μA (EEPROM standby)
- Hysteresis selectable set points from: 0, 1.5, 3, 6 0 °C
- Ambient temperature sensing range: -40 °C to +125 °C

2 Kb SPD EEPROM

- Functionality identical to ST's M34E02 SPD EEPROM
- Permanent and reversible software data protection for the lower 128 bytes
- Single supply voltage: 2.7 V to 3.6 V
- Byte and page write (up to 16 bytes)
- Self-time WRITE cycle (5 ms, max)
- Automatic address incrementing
- Operating temperature range:
 - –40 °C to +85 °C (DA package only)
 - 40 °C to +125 °C (DN package only)



Two-wire bus

- 2-wire SMBus/I²C compatible serial interface
- Temperature sensor supports SMBus timeout
- Supports up to 400 kHz transfer rate

Packages

- DN: 2 mm x 3 mm TDFN8, height: 0.80 mm (max). Compliant to JEDEC MO-229, WCED-3.
- DA: 2 mm x 3 mm DFN8, height: 0.90 mm (max). Contact local ST sales office for availability.
- RoHS compliant, halogen-free

Contents STTS424E02

Contents

1	Desc	ription	6
2	Seria	Il communications	7
	2.1	Device type identifier (DTI) code	7
	2.2	Pin descriptions	0
		2.2.1 A0, A1, A2	0
		2.2.2 V _{SS} (ground)	
		2.2.3 SDA (open drain)	
		2.2.4 <u>SCL</u> 10	0
		2.2.5 EVENT (open drain)	0
		2.2.6 V _{DD} (power)	0
3	Temp	perature sensor operation	1
	3.1	SMBus/I ² C communications	1
	3.2	SMBus/I ² C slave sub-address decoding	7 7 7 7 7 100 1100 1100 1101 1101 1101
	3.3	SMBus/I ² C AC timing consideration	
4	Temp	perature sensor registers10	6
	4.1	Capability register (read-only)	7
		4.1.1 Alarm window trip	7
		4.1.2 Critical trip	7
	4.2	Configuration register (read/write)	9
	6,	4.2.1 Event thresholds	9
200		4.2.2 Interrupt mode	9
3 4		4.2.3 Comparator mode	9
		4.2.4 Shutdown mode	9
		4.2.5 Event output pin functionality	2
	4.3	Temperature register (read-only) 24	4
		4.3.1 Temperature format	4
	4.4	Temperature trip point registers (R/W)	
	4.5	Manufacturer ID register (read-only)	6
	4.6	Device ID and device revision ID register (read-only)	6

5	SPD E	EPRON	/I operation	27
	5.1	2 Kb SP	D EEPROM operation	27
	5.2	Internal	device reset - SPD EEPROM	27
	5.3	Memory	addressing	28
	5.4	Setting t	the write protection	29
		5.4.1	SWP and CWP	30
		5.4.2	PSWP	30
	5.5	Write op	perations	30
		5.5.1	Byte write	
		5.5.2	Page write	. 31
		5.5.3	Write cycle polling using ACK	32
	5.6	Read op	perations - SPD	33
		5.6.1	Random address read - SPD	. 33
		5.6.2	Current address read - SPD	. 34
		5.6.3	Sequential read - SPD	. 34
		5.6.4	Acknowledge in read mode	
	5.7	Initial de	elivery state - SPD	35
6	Use ir	n a mem	nory module	36
	6.1	Program	nming the SPD	36
		6.1.1	DIMM isolated	. 36
		6.1.2	DIMM inserted in the application motherboard	. 36
7	Maxin	num rati	ings	37
10	10		3 -	-
8 50/18	DC an	nd AC pa	arameters	38
9	Packa	ige mec	hanical data	40
10	Part n	umberi	ng	45
11	Packa	ige marl	king information	46
12		_	ern	
16	Landi	ng patt	<i></i>	71
13	Revis	ion hist	ory	49

List of tables STTS424E02

List of tables

Table 1.	Signal names	
Table 2.	AC SMBus and I ² C compatibility timings	15
Table 3.	Temperature sensor registers summary	
Table 4.	Pointer register format	16
Table 5.	Pointer register select bits (type, width, and default values)	17
Table 6.	Capability register format	18
Table 7.	Capability register bit definitions	18
Table 8.	Configuration register format	19
Table 9.	Configuration register bit definitions	20
Table 10.	Hysteresis as applied to temperature movement	21
Table 11.	Legend for Figure 9: Event output boundary timings	23
Table 12.	Temperature register format	24
Table 13.	Temperature register bit definitions	24
Table 14.	Temperature trip point register format	25
Table 15.	Alarm temperature upper boundary register format	25
Table 16.	Alarm temperature lower boundary register format	25
Table 17.	Critical temperature register format	25
Table 18.	Manufacturer ID register format	26
Table 19.	Device ID and device revision ID register format	26
Table 20.	Device select code	28
Table 21.	Operating modes	29
Table 22.	Acknowledge when writing data or defining the write-protection (instructions with	
	R/\overline{W} bit=0)	
Table 23.	Acknowledge when reading the write protection (instructions with R/W bit=1)	
Table 24.	DRAM DIMM connections	36
Table 25.	Absolute maximum ratings	
Table 26.	Operating and AC measurement conditions	
Table 27.	DC/AC characteristics - temperature sensor component with EEPROM	38
Table 28.	DFN8 – 8-lead dual flat, no-lead (2 mm x 3 mm) mechanical data (DA)	41
Table 29.	TDFN8 – 8-lead thin dual flat, no-lead (2 mm x 3 mm) mechanical data (DN)	42
Table 30.	Carrier tape dimensions for DFN8 and TDFN8 packages	
Table 31.	Reel dimensions for 8 mm carrier tape - TDFN8 and DFN8 packages	
Table 32.	Ordering information scheme	45
Table 33.	Parameters for landing pattern - TDFN package (DN)	48
Table 24	Document revision history	40

STTS424E02 List of figures

List of figures

Figure 1.	Logic diagram	8
Figure 2.	DFN8 and TDFN8 connections (top view)	8
Figure 3.	Block diagram	9
Figure 4.	SMBus/I2C write to pointer register	12
Figure 5.	SMBus/I ² C write to pointer register, followed by a read data word	
Figure 6.	SMBus/I ² C write to pointer register, followed by a write data word	13
Figure 7.	SMBus/I ² C timing diagram	14
Figure 8.	Hysteresis	21
Figure 9.	Event output boundary timings	23
Figure 10.	Result of setting the write protection	29
Figure 11.	Setting the write protection	30
Figure 12.	Write mode sequences in a non write-protected area of SPD	31
Figure 13.	Write cycle polling flowchart using ACK	32
Figure 14.	Read mode sequences - SPD	33
Figure 15.	DFN8 – 8-lead dual flat, no-lead (2 mm x 3 mm) package outline (DA)	
Figure 16.	TDFN8 – 8-lead thin dual flat, no-lead (2 mm x 3 mm) package outline (DN)	
Figure 17.	Carrier tape for DFN8 and TDFN8 packages	43
Figure 18.	Reel schematic	44
Figure 19.	DA package topside marking information (DFN-8L)	
Figure 20.	DN package topside marking information (TDFN-8L)	
Figure 21.	Landing pattern - TDFN package (DN)	47
	*(3)	
	AD.	
	.00.	
	46	
\(
~O),		
105		
1h,		
	ate Product(s).	

Description STTS424E02

1 Description

The STTS424E02 is targeted for DIMM modules in mobile personal computing platforms (laptops), server memory modules and other industrial applications. The thermal sensor (TS) in the STTS424E02 is compliant with the JEDEC specification JC 42.4, which defines memory module thermal sensors requirements for mobile platforms. The 2 Kb serial presence detect (SPD) I²C-compatible electrically erasable programmable memory (EEPROM) in the STTS424E02 is organized as 256 x 8 bits and is functionally identical to the industry standard M34E02.

The TS-SPD EEPROM combination provides space as well as cost savings for mobile and server platform dual inline memory modules (DIMM) manufacturers, as it is packaged in the compact 2 mm x 3 mm 8-lead DFN package which is available in two variations. The DA package has a maximum height of 0.90 mm. The DN package has an identical footprint as the DA package with a thinner maximum height of 0.80 mm. The DN package is compliant to JEDEC MO-229, variation WCED-3.

The temperature sensor includes a band gap-based temperature sensor and 10-bit analog-to-digital converter (ADC) which monitor and digitize the temperature to a resolution of up to 0.25 °C. The typical accuracies over these temperature ranges are:

- ±3 °C over the full temperature measurement range of -40 °C to 125 °C,
- ±2 °C in the +40 °C to +125 °C temperature range, and
- ±1 °C in the +75 °C to +95 °C temperature range.

The temperature sensor in the STTS424E02 is specified for operating at supply voltages from 2.7 V to 3.6 V. Operating at 3.3 V, the supply current is 100 μ A (typ) with EEPROM in standby mode.

The on-board sigma delta ADC converts the measured temperature to a digital value that is calibrated in °C. For Fahrenheit applications, a lookup table or conversion routine is required. The STTS424E02 is factory-calibrated and requires no external components to measure temperature.

The digital temperature sensor component has user-programmable registers that provide the capabilities for DIMM temperature-sensing applications. The open drain event output pin is active when the monitoring temperature exceeds a programmable limit, or it falls above or below an alarm window. The user has the option to set the event output as a critical temperature output. This pin can be configured to operate in either a comparator mode for thermostat operation or in interrupt mode.

The 2 Kb serial EEPROM memory in the STTS424E02 has the ability to permanently lock the data in its first half (upper) 128 bytes (locations 00h to 7Fh). This facility has been designed specifically for use in DRAM DIMMs with SPD. All of the information concerning the DRAM module configuration (e.g. access speed, size, and organization) can be kept write protected in the first half of the memory. The second half (lower) 128 bytes of the memory can be write protected using two different software write protection mechanisms.

By sending the device a specific sequence, the first 128 bytes of the memory become write protected: permanently or resettable. In the STTS424E02 the EEPROM write control (\overline{WC}) is always held low. Thus, the write protection of the memory array is dependent on whether the software protection has been set.

STTS424E02 Serial communications

Serial communications 2

The STTS424E02 has a simple 2-wire SMBus™/I²C-compatible digital serial interface which allows the user to access both the 2 Kb serial EEPROM and the data in the temperature register at any time. It communicates via the serial interface with a master controller which operates at speeds of up to 400 kHz. It also gives the user easy access to all of the STTS424E02 registers in order to customize device operation.

2.1 Device type identifier (DTI) code

The JEDEC temperature sensor and EEPROM each have their own unique I²C address, which ensures that there are no compatibility or data translation issues. This is due to the fact that each of the devices have their own 4-bit DTI code, while the remaining three bits are configurable. This enables the EEPROM and thermal sensors to provide their own individual data via their unique addresses and still not interfere with each others' operation in any way. The DTI codes are:


- '0011' for the TS, and
- '1010' for addressing the EEPROM memory array, and
- '0110' to access the software write protection settings of the EEPROM.

Note:

The EEPROM in the STTS424E02 package has its \overline{WC} pin internally tied to the V_{SS} (Ground) pad inside the package while the A0, A1, and A2 pins in the logic diagram (see Figure 1 on page 8) correspond to the chip enable pins E0, E1 and E2 of EEPROM. Josoleite Producils

Serial communications STTS424E02

Figure 1. Logic diagram



1. SDA and $\overline{\text{EVENT}}$ are open drain.


Table 1. Signal names

	0.9		
Pin	Symbol	Description	Direction
1	A0	Serial bus address selection pin. Can be tied to V_{SS} or V_{DD} .	Input
2	A1	Serial bus address selection pin. Can be tied to V_{SS} or V_{DD} .	Input
3	A2	Serial bus address selection pin. Can be tied to V_{SS} or V_{DD} .	Input
4	V _{SS}	Supply ground.	
5	SDA ⁽¹⁾	Serial data.	Input/output
6	SCL	Serial clock.	Input
7	EVENT ⁽¹⁾	Event output pin. Open drain and active-low.	Output
8	V_{DD}	Supply power (2.7 V to 3.6 V).	

^{1.} SDA and EVENT are open drain.

Note: See Section 2.2: Pin descriptions on page 10 for details.


Figure 2. DFN8 and TDFN8 connections (top view)



1. SDA and EVENT are open drain.

STTS424E02 Serial communications





Serial communications STTS424E02

2.2 Pin descriptions

2.2.1 A0, A1, A2

A2, A1, and A0 are selectable address pins for the 3 LSBs of the I²C interface address. They can be set to V_{DD} or GND to provide 8 unique address selections. These pins are internally connected to the E2, E1, E0 (chip selects) of EEPROM.

2.2.2 V_{SS} (ground)

This is the reference for the power supply. It must be connected to system ground.

2.2.3 SDA (open drain)

This is the serial data input/output pin.

2.2.4 SCL

This is the serial clock input pin.

EVENT (open drain) 2.2.5

ie Producile) This output pin is open drain and active-low, and functions as an alert interrupt.

2.2.6 V_{DD} (power)

Josoleie Producile This is the supply voltage pin, and ranges from +2.7 V to +3.6 V.

3 Temperature sensor operation

The temperature sensor continuously monitors the ambient temperature and updates the temperature data register at least eight times per second. Temperature data is latched internally by the device and may be read by software from the bus host at any time.

The SMBus/I²C slave address selection pins allow up to 8 such devices to co-exist on the same bus. This means that up to 8 memory modules can be supported, given that each module has one such slave device address slot.

After initial power-on, the configuration registers are set to the default values. The software can write to the configuration register to set bits per the bit definitions in *Section 3.1: SMBus/l²C communications*.

For details of operation and usage of 2 Kb SPD EEPROM, refer to *Section 5: SPD EEPROM operation*.

3.1 SMBus/I²C communications

The registers in this device are selected by the pointer register. At power-up, the pointer register is set to "00", which is the capability register location. The pointer register latches the last location it was set to. Each data register falls into one of three types of user accessibility:

- 1. Read-only
- 2. Write-only, and
- 3. WRITE/READ same address

A WRITE to this device will always include the address byte and the pointer byte. A WRITE to any register other than the pointer register, requires two data bytes.

Reading this device is achieved in one of two ways:

- If the location latched in the pointer register is correct (most of the time it is expected
 that the pointer register will point to one of the read temperature registers because that
 will be the data most frequently read), then the READ can simply consist of an address
 byte, followed by retrieval of the two data bytes.
- If the pointer register needs to be set, then an address byte, pointer byte, repeat start, and another address byte will accomplish a READ.

The data byte transfers the MSB first. At the end of a READ, this device can accept either an acknowledge (ACK) or no acknowledge (NoACK) status from the master. The NoACK status is typically used as a signal for the slave that the master has read its last byte. This device subsequently takes up to 125 ms to measure the temperature.

Note: STTS424E02 does not initiate clock stretching which is an optional \(\beta^2 C \) bus feature.

Figure 4. SMBus/I²C write to pointer register






Figure 5. SMBus/I²C write to pointer register, followed by a read data word



12/50 Doc ID 13448 Rev 8



SMBus/I²C write to pointer register, followed by a write data word Figure 6.

SMBus/I²C slave sub-address decoding 3.2

The physical address for the TS is different than that used by the EEPROM. The TS physical address is binary 0 0 1 1 A2 A1 A0 RW, where A2, A1, and A0 are the three slave subaddress pins, and the LSB "RW" is the READ/WRITE flag.

The EEPROM physical address is binary 1 0 1 0 A2 A1 A0 RW for the memory array and is 0 1 1 0 A2 A1 A0 RW for permanently set write protection mode.

57

opsolete

3.3 SMBus/I²C AC timing consideration

In order for this device to be both SMBus- and I^2C -compatible, it complies to a subset of each specification. The requirements which enable this device to co-exist with devices on either an SMBus or an I^2C bus include:

- The SMBus minimum clock frequency is required.
- The 300 ns SMBus data hold time (THD:DAT) is required (see *Figure 7* and *Table 2 on page 15*.
- The SMBus timeout is maximum 50 ms (temperature sensor only).

Note:

14/50

Since the voltage levels are specified only within 3.3 V $\pm 10\%$, there are no compatibility concerns with the SMBus/ l^2 C DC specifications.




Table 2. AC SMBus and I²C compatibility timings

Cumhal	Parameter	DA pa	ckage	DN pa	Unito	
Symbol	Parameter	Min	Max	Min	Max	Units
t _{BUF}	Bus free time between stop (P) and start (S) conditions	4.7	_	1.3	_	μs
t _{HD:STA}	Hold time after (repeated) start condition. After this period, the first clock cycle is generated.	4.0	_	0.6	-	μs
t _{SU:STA} ⁽¹⁾	Repeated start condition setup time	4.7	_	0.6	_	μs
t _{HIGH}	Clock high period	4.0	_	0.6	-	μs
t _{LOW} (2)	Clock low period	4.7	_	1.3	-	μs
t _F	Clock/data fall time	_	300	_	300	ns
t _R	Clock/data rise time	_	1000	-	300	ns
t _{SU:DAT}	Data setup time	250	_	100	<u> </u>	ns
t _{HD:DAT}	Data hold time	300	- <u>-</u> - C	300	-	ns
t _{SU:STO}	Stop condition setup time	4.0	77	0.6	_	μs
t _W ⁽³⁾	WRITE time for EEPROM	(8)	10	_	10	ms
f _{SCL}	SMBUS/I ² C clock frequency	10	100	10	400	KHz
t _{timeout}	Bus timeout (temperature sensor only)	25	50	25	50	ms

^{1.} For a restart condition, or following a WRITE cycle.

^{2.} STTS424E02 will not initiate clock stretching which is an I²C bus optional feature.

This parameter reflects maximum WRITE time for EEPROM.

Producils

4 Temperature sensor registers

The temperature sensor component is comprised of various user-programmable registers. These registers are required to write their corresponding addresses to the pointer register. They can be accessed by writing to their respective addresses (see *Table 3*). Pointer register bits 7-3 must always be written to '0' (see *Table 4*). This must be maintained, as not setting these bits to '0' may keep the device from performing to specifications.

The main registers include:

- Capability register (read-only)
- Configuration register (read/write)
- Temperature register (read-only)
- Temperature trip point registers (R/W), including
 - Alarm temperature upper boundary,
 - Alarm temperature lower boundary, and
 - Critical temperature.
- Manufacturer ID register format
- Device ID and device revision ID register format

See Table 5 on page 17 for pointer register selection bit details.

Table 3. Temperature sensor registers summary

	Address (Hex)	Register name	Power-on default	
	Not applicable	Address pointer		Undefined
	00	Capability	C-grade	0x002D
	00	Сарабініу	B-grade	0x002F
	01	Configuration		0x0000
	02	Alarm temperature upper boundary trip		0x0000
	03	Alarm temperature lower boundary trip		0x0000
16	04	Critical temperature trip Temperature		0x0000
601	05			Undefined
003	06	Manufacturer's ID		0x104A
0.	07	Device ID/revision	DA package	0x0000
	07	Device in/revision	DN package	0x0001

Table 4. Pointer register format

		9					
MSB							LSB
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	P2	P1	P0
					Pointer/register select bits		

57

P2	P1	P0	Name	Register description			Type (R/W)	Default state (POR)
0	0	0	CAPA	Thermal sensor capabilities	C-grade	16	R	0x002D
	U	U	CAFA	mermai sensor capabilities	B-grade	10	n	0x002F
0	0	1	CONF	Configuration	16	R/W	0x0000	
0	1	0	UPPER	Alarm temperature upper boundary		16	R/W	0x0000
0	1	1	LOWER	Alarm temperature lower boundary		16	R/W	0x0000
1	0	0	CRITICAL	Critical temperature		16	R/W	0x0000
1	0	1	TEMP	Temperature		16	R	0x0000
1	1	0	MANU	Manufacturer ID		16	R	0x104A
4	1	4	ID	Device ID/revision	DA package	16	R	0x0000
'	1 1 1 ID		טו	Device ID/Tevision	DN package	10	0,0	0x0001

Table 5. Pointer register select bits (type, width, and default values)

4.1 Capability register (read-only)

This 16-bit register is read-only, and provides the TS capabilities which comply with the minimum JEDEC JC 42.4 specifications (see *Table 6* and *Table 7 on page 18*). The STTS424E02 provides temperatures at 0.25 resolution (10-bit).

4.1.1 Alarm window trip

The device provides a comparison window with an upper temperature trip point in the alarm upper boundary register, and a lower trip point in the alarm lower boundary register. When enabled, the event output will be triggered whenever entering or exiting (crossing above or below) the alarm window.

4.1.2 Critical trip

The device can be programmed in such a way that the event output is only triggered when the temperature exceeds the critical trip point. The critical temperature setting is programmed in the critical temperature register. When the temperature sensor reaches the critical temperature value in this register, the device is automatically placed in comparator mode, which means that the critical event output cannot be cleared by using software to set the clear event bit.

Table 6. Capability register format

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

Table 7. Capability register bit definitions

Bit	Definition
0	Basic capability - 0 = Alarm and critical trips turned OFF. - 1 = Alarm and critical trips turned ON.
1	Accuracy - 0 = Accuracy ±2 °C over the active range and ±3 °C over the monitoring range (C-Grade). - 1 = High accuracy ±1 °C over the active range and ±2 °C over the monitoring range (B-Grade) (default).
2	Range width - 0 = Values lower than 0 °C will be clamped and represented as binary value '0'. - 1 = Temperatures below 0 °C can be read and the Sign bit will be set accordingly.
4:3	Temperature resolution – 01 = This 10-bit value is fixed for STTS424E02, providing temperatures at 0.25 °C resolution (LSB).
5	(V _{HV}) High voltage support for A0 (pin 1) - 1 = STTS424E02 supports a voltage up to 10 volts on the A0 pin - (default)
15:6	Reserved These values must be set to '0'.

18/50 Doc ID 13448 Rev 8

4.2 Configuration register (read/write)

The 16-bit configuration register stores various configuration modes that are used to set up the sensor registers and configure according to application and JEDEC requirements (see *Table 8 on page 19* and *Table 9 on page 20*).

4.2.1 Event thresholds

All event thresholds use hysteresis as programmed in register address 0x01 (bits 10 through 9) to be set when they de-assert.

4.2.2 Interrupt mode

The interrupt mode allows an event to occur where software may write a '1' to the clear event bit (bit 5) to de-assert the event interrupt output until the next trigger condition occurs.

4.2.3 Comparator mode

Comparator mode enables the device to be used as a thermostat. READs and WRITEs on the device registers will not affect the event output in comparator mode. The event signal will remain asserted until temperature drops outside the range or is re-programmed to make the current temperature "out of range".

4.2.4 Shutdown mode

The STTS424E02 features a shutdown mode which disables all power-consuming activities (e.g. temperature sampling operations), and leaves the serial interface active. This is selected by setting shutdown bit (bit 8) to '1'. In this mode, the devices consume the minimum current (I_{SHDN}), as shown in *Table 27 on page 38*.

Note:

Bit 8 cannot be set to '1' while bits 6 and 7 (the lock bits) are set to '1'.

The device may be enabled for continuous operation by clearing bit 8 to '0'. In shutdown mode, all registers may be read or written to. Power recycling will also clear this bit and return the device to continuous mode as well.

Table 8. Configuration register format

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8
RFU	RFU	RFU	RFU	RFU	Hysteresis	Hysteresis	Shutdown mode
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Critical lock bit	Alarm lock bit	Clear event	Event output status	Event output control	Critical event only	Event polarity	Event mode

Table 9. Configuration register bit definitions

Bit	Definition
0	Event mode - 0 = Comparator output mode (this is the default). - 1 = Interrupt mode; when either of the lock bits is set, this bit cannot be altered until it is unlocked.
1	Event polarity ⁽¹⁾ The event polarity bit controls the active state of the EVENT pin. The EVENT pin is driven to this state when it is asserted. - 0 = Active-low (this is the default). Requires a pull-up resistor to set the inactive state of the opendrain output. The power to the pull-up resistor should not be greater than V _{DD} + 0.2 V. Active state is logical "0". - 1 = Active-high. The active state of the pin is then logical "1".
2	Critical event only - 0 = Event output on alarm or critical temperature event (this is the default). - 1 = Event only if the temperature is above the value in the critical temperature register; when the alarm window lock bit is set, this bit cannot be altered until it is unlocked.
3	Event output control - 0 = Event output disabled (this is the default). - 1 = Event output enabled; when either of the lock bits is set, this bit cannot be altered until it is unlocked.
4	Event status (read-only) ⁽²⁾ - 0 = Event output condition is not being asserted by this device 1 = Event output condition is being asserted by this device via the alarm window or critical trip event.
5	Clear event (write-only) ⁽³⁾ – 0 = No effect. – 1 = Clears the active event in interrupt mode.
6	Alarm window lock bit - 0 = Alarm trips are not locked and can be altered (this is the default). - 1 = Alarm trip register settings cannot be altered. This bit is initially cleared. When set, this bit returns a logic '1' and remains locked until cleared by an internal power-on reset. These bits can be written to with a single WRITE, and do not require double WRITEs.
05	Critical trip lock bit - 0 = Critical trip is not locked and can be altered (this is the default). - 1 = Critical trip register settings cannot be altered. This bit is initially cleared. When set, this bit returns a logic '1' and remains locked until cleared by an internal power-on reset. These bits can be written to with a single WRITE, and do not require double WRITEs.
8	Shutdown mode - 0 = TS is enabled (this is the default). - 1 = Shutdown TS when the shutdown, device, and A/D converter are disabled in order to save power. No event conditions will be asserted; when either of the lock bits is set, this bit cannot be altered until it is unlocked. However, it can be cleared at any time.


20/50 Doc ID 13448 Rev 8

Table 9. Configuration register bit definitions

Bit	Definition
10:9	Hysteresis enable (see <i>Figure 8</i> and <i>Table 10</i>) - 00 = Hysteresis is disabled (this is the default). - 01 = Hysteresis is enabled at 1.5 °C. - 10 = Hysteresis is enabled at 3 °C. - 11 = Hysteresis is enabled at 6 °C. Hysteresis applies to all limits when the temperature is dropping below the threshold so that once the temperature is above a given threshold, it must drop below the threshold minus the hysteresis in order to be flagged as an interrupt event. Note that hysteresis is also applied to the EVENT pin functionality. When either of the lock bits is set, these bits cannot be altered.
15:11	Reserved for future use. These bits will always read '0' and writing to them will have no effect. For future compatibility, all RFU bits must be programmed as '0'.

- As this device is used in DIMM (memory modules) applications, it is strongly recommended that only the active-low polarity (default) is used.
 This is the recommended configuration for the STTS424E02.
- 2. The actual incident causing the event can be determined from the read temperature register. Interrupt events can be cleared by writing to the clear event bit (writing to this bit will have no effect on overall device functioning).
- 3. Writing to this register has no effect on overall device functioning in comparator mode. When read, this bit will always return a logic '0' result.

Figure 8. Hysteresis



- 1. T_H = Value stored in the alarm temperature upper boundary trip register.
- 2. T_L = Value stored in the alarm temperature lower boundary trip register.
- 3. HYS = Absolute value of selected hysteresis

Table 10. Hysteresis as applied to temperature movement

	Below alarm	window bit	Above alarm window bit				
	Temperature slope	Temperature threshold					
Sets	Falling	T _L - HYS	Rising	T _H			
Clears	Rising	T _L	Falling	T _H - HYS			

4.2.5 **Event output pin functionality**

The event outputs can be programmed to be configured as either a comparator output or as an interrupt. This is done by enabling the output control bit (bit 3) and setting the event mode bit (bit 0). The output pin polarity can also be specified as active-high or active-low by setting the event polarity bit (bit 1).

When the hysteresis bits (bits 10 and 9) are enabled, hysteresis may be used to sense temperature movement around trigger points. For example, when using the "Above Alarm window" bit (temperature register bit 14, see Table 12 on page 24) and hysteresis is set to 3 °C, as the temperature rises, bit 14 is set (bit 14 = 1). The temperature is above the alarm window and the temperature register contains a value that is greater than the value set in the alarm temperature upper boundary register (see *Table 15 on page 25*).

If the temperature decreases, bit 14 will remain set until the measured temperature is less than or equal to the value in the alarm temperature upper boundary register minus 3 °C (see Figure 8 on page 21 and Table 10 on page 21 for details.

Similarly, when using the "Below Alarm window" bit (temperature register bit 13, see Table 12 on page 24) will be set to '0'. The temperature is equal to or greater than the value set in the alarm temperature lower boundary register (see Table 16 on page 25). As the temperature decreases, bit 13 will be set to '1' when the value in the temperature register is less than the value in the alarm temperature lower boundary register minus 3 °C (see Figure 8 on page 21 and Table 10 on page 21 for details.

The device will retain the previous state when entering the shutdown mode. If the device enters the shutdown mode while the EVENT pin is low, the shutdown current will increase due to the additional event output pull-down current.

Note:

Hysteresis is also applied to the EVENT pin functionality. When either of the lock bits (bits 6 Josole je Produci and 7) are set, these bits cannot be altered.






Figure 9. Event output boundary timings

Table 11. Legend for Figure 9: Event output boundary timings.

	Note	Event output boundary conditions	Eve	1	S			
	Note	Event output boundary conditions	Comparator	Interrupt	Critical	15	14	13
	1	$T_A \ge T_{LOWER}$	Н	L	Н	0	0	0
	2	T _A < T _{LOWER} - T _{HYS}	L	L	Η	0	0	1
4	3	T _A > T _{UPPER}	L	L	I	0	1	0
10	4	T _A ≤ T _{UPPER -} T _{HYS}	Н	L	Ι	0	0	0
60/	5	$T_A \ge T_{CRIT}$	L	L	L	1	1	0
009	6	T _A < T _{CRIT} - T _{HYS}	L	Н	Η	0	1	0
O.	7	When $T_A \ge T_{CRIT}$ and $T_A < T_{CRIT}$ T _{HYS} , the configuration register (interrupt mod		ut is in comp	parator mo	ode a	nd bit	0 of

57

4.3 Temperature register (read-only)

This 16-bit, read-only register stores the temperature measured by the internal band gap TS as shown in *Table 12*. The STTS424E02 meets the JEDEC mandatory $0.25\,^{\circ}$ C resolution requirement. When reading this register, the MSBs (bit 15 to bit 8) are read first, and then the LSBs (bit 7 to bit 0) are read. The result is the current-sensed temperature. The data format is 2s complement with one LSB = $0.25\,^{\circ}$ C. The MSB has a 128 $^{\circ}$ C resolution.

The trip status bits represent the internal temperature trip detection, and are not affected by the status of the event or configuration bits (e.g. event output control or clear event). If neither of the above or below values are set (i.e. both are 0), then the temperature is exactly within the user-defined alarm window boundaries.

4.3.1 Temperature format

The 16-bit value used in the trip point set and temperature read-back registers is 2s complement, with the LSB equal to 0.0625 °C (see *Table 13*). For example:

- a value of 019Ch represents 25.75 °C,
- 2. a value of 07C0h represents 124 °C, and
- a value of 1E74h represents –24.75 °C

All unused resolution bits are set to zero. The MSB will have a resolution of 128 $^{\circ}$ C. The STTS424E02 supports the 0.25 $^{\circ}$ C/LSB only.

The upper 3 bits indicate trip status based on the current temperature, and are not affected by the event output status.

Table 12. Temperature register format

		Sign MSB										LSB			
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Above critical input ⁽¹⁾	Above alarm window ⁽¹⁾	Below alarm window ⁽¹⁾	Temperature									0	0		

^{1.} See Table 13 for explanation.

Table 13. Temperature register bit definitions

Bit	Definition with hysteresis = 0
13	Below (temperature) alarm window - 0 = Temperature is equal to or above the alarm window lower boundary temperature. - 1 = Temperature is below the alarm window.
14	Above (temperature) alarm window. - 0 = Temperature is equal to or below the alarm window upper boundary temperature. - 1 = Temperature is above the alarm window.
15	Above critical trip - 0 = Temperature is below the critical temperature setting. - 1 = Temperature is equal to or above the critical temperature setting.

4.4 Temperature trip point registers (R/W)

The STTS424E02 alarm mode registers provide for 11-bit data in 2s compliment format. The data provides for one LSB = 0.25 °C. All unused bits in these registers are read as '0'.

The STTS424E02 has three temperature trip point registers (see *Table 14*):

- Alarm temperature upper boundary threshold (*Table 15*),
- Alarm temperature lower boundary threshold (Table 16), and
- Critical temperature trip point value (*Table 17*).

Note:

If the upper or lower boundary threshold values are being altered in-system, all interrupts should be turned off until a known state can be obtained to avoid superfluous interrupt activity.

Table 14. Temperature trip point register format

P2	P1	P0	Name	Register description	Width (bits)	Type (R/W)	Default state (POR)
0	1	0	UPPER	Alarm temperature upper boundary	16	R/W	00 00
0	1	1	LOWER	Alarm temperature lower boundary	16	R/W	00 00
1	0	0	CRITICAL	Critical temperature	16	R/W	00 00

Table 15. Alarm temperature upper boundary register format

			Sign MSB		O									
Bit 15	Bit 14	Bit 13	Bit 12	Bit Bit 11 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	10/	Alarm	Alarm window upper boundary temperature									

Table 16. Alarm temperature lower boundary register format

10			Sign MSB										LSB		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0		Alarm window lower boundary temperature										0	0

Table 17. Critical temperature register format

		Sign MSB										LSB			
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0		Critical temperature trip point										0	0