

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# USB Type-C™ source controller with high voltage protections

Datasheet - preliminary data



## **Features**

- · Single power role support: source mode
- Type-C attach and cable orientation detection
- Configurable current advertising through external control pins
- Configurable start-up profiles through NVM
- Integrated V<sub>BUS</sub> voltage monitoring and discharge path
- Short-to-V<sub>BUS</sub> protections on CC pins (22 V) and V<sub>BUS</sub> pins (28 V)
- High and/or low voltage power supply:
  - $-V_{SYS} = [3.0 \text{ V}; 5.5 \text{ V}]$
  - $V_{DD} = [4.1 \text{ V}; 22 \text{ V}]$
- Integrated power switch for V<sub>CONN</sub> supply:
  - programmable current limit up to 600 mA
  - overcurrent, overvoltage and thermal protection
  - undervoltage lockout
- Integrated V<sub>CONN</sub> discharge path
- · Accessory mode support
- I<sup>2</sup>C interface and interrupt (optional connection to MCU)
- Temperature range: -40 °C up to 105 °C
- ESD: 4 kV HBM 1.5 kV CDM
- AEC-Q100 qualified
- Certification test ID 1100100

# **Applications**

- Automotive: USB car chargers (single and dual port), 12 V car chargers accessories, infotainment systems
- · Smart plugs, wall adapters and chargers
- Power hubs and docking stations
- Notebook host port
- LCD monitors & TV
- Power bank
- Any Type-C source device

# Description

The STUSB1700 is an IC controller, fully compliant with the USB Type-C cable and connector specification (rev. 1.2), which addresses 5 V USB Type-C port management on the host side. It is fully autonomous and allows the advertising of the current capability to be managed by external pins. It is suited to implement power sharing capabilities, or external temperature protection mechanism with current capability adjustment.

The STUSB1700 is designed for a broad range of applications and can handle the following USB Type-C functions: attach detection, plug orientation detection, host to device connection,  $V_{CONN}$  support, and  $V_{BUS}$  configuration. Thanks to its 20 V technology, it implements high voltage protection features against short-circuits to  $V_{BUS}$  up to 28 V. The device is fully customizable thanks to an integrated non-volatile memory.

Table 1. Device summary

Table ii Bevies cammary							
Order code	AEC-Q100	USB Type-C	Package	Marking			
STUSB1700YQTR	Yes	Rev 1.2 +ECR	QFN24 EP 4x4 mm wettable flanks	1700Y			

Contents STUSB1700

# **Contents**

1	Funct	ional de	scription	5
	1.1	Block ove	erview	5
2	Inputs	s / Outpu	ıts	6
	2.1	Pinout		6
	2.2	Pin list		7
	2.3	Pin desci	ription	9
		2.3.1	CC1 / CC2	9
		2.3.2	CC1GND / CC2GND	9
		2.3.3	VCONN	9
		2.3.4	RESET	9
		2.3.5	I <sup>2</sup> C interface pins	9
		2.3.6	GND	9
		2.3.7	VBUS_VALID	9
		2.3.8	ATTACH	0
		2.3.9	RP_HIGH / RP_DEF1	0
		2.3.10	ACC_DETECT	0
		2.3.11	A_B_SIDE	0
		2.3.12	VBUS_SENSE	0
		2.3.13	VBUS_EN_SRC1	0
		2.3.14	VREG_1V2 1	1
		2.3.15	VSYS 1	1
		2.3.16	VREG_2V7 1	1
		2.3.17	VDD	1
3	Featu	res desc	eription	2
	3.1	CC interf	ace	2
	3.2	VBUS po	ower path control	2
		3.2.1	VBUS monitoring	2
		3.2.2	VBUS discharge1	3
		3.2.3	VBUS power path assertion	3
	3.3	VCONN	supply	5
		3.3.1	VCONN input voltage	5
		3.3.2	VCONN application conditions	5



STUSB1700 Contents

		3.3.3	VCONN monitoring
		3.3.4	VCONN discharge
		3.3.5	VCONN control and status
		3.3.6	VCONN power switches
	3.4	Low pov	wer standby mode17
	3.5	High vo	Itage protection
	3.6	Hardwa	re fault management
	3.7	Accesso	ory modes detection
		3.7.1	Audio accessory mode detection
		3.7.2	Debug accessory mode detection
4	I²C in	terface	
	4.1		nd write operations
	4.2		specifications
5	I <sup>2</sup> C re	gister m	nap 23
	5.1	Registe	r description
		5.1.1	ALERT_STATUS
		5.1.2	ALERT_STATUS_MASK_CTRL
		5.1.3	CC_CONNECTION_STATUS_TRANS
		5.1.4	CC_CONNECTION_STATUS27
		5.1.5	MONITORING_STATUS_TRANS28
		5.1.6	MONITORING_STATUS28
		5.1.7	CC_OPERATION_STATUS30
		5.1.8	HW_FAULT_STATUS_TRANS
		5.1.9	HW_FAULT_STATUS33
		5.1.10	CC_CAPABILITY_STATUS_CTRL34
		5.1.11	CC_VCONN_SWITCH_CTRL
		5.1.12	VCONN_MONITORING_CTRL
		5.1.13	VBUS_MONITORING_RANGE_CTRL
		5.1.14	RESET_CTRL
		5.1.15	VBUS_DISCHARGE_TIME_CTRL
		5.1.16	VBUS_DISCHARGE_STATUS
		5.1.17	VBUS_ENABLE_STATUS
		5.1.18	VBUS_MONITORING_CTRL38
6	Start-	up conf	iguration

	6.1	User-defined parame	ers	40
	6.2	•	juration	
7	Арр	cation		42
	7.1	General information		42
		7.1.1 Power supplie	s	42
		7.1.2 Connection to	MCU or application processor	42
	7.2	USB Type-C typical a	pplications	43
		7.2.1 Source type a	oplication with Rp = 3A	43
		7.2.2 VBUS power p	oath assertion	44
		7.2.3 Device state a	ccording to connection state	44
8	Elec	rical characteristics		46
	8.1	Absolute maximum ra	ting	46
	8.2	Operating conditions		47
	8.3	Electrical and timing of	characteristics	48
9	Pacl	age information		51
	9.1	QFN-24 EP (4 x 4 mn	n) Wet Flk package information	51
	9.2	•		
10	Tern	s and abbreviations		54
11	Revi	sion history		55

#### **Functional description** 1

The STUSB1700 is a USB Type-C controller IC. It is designed to interface with the Type-C receptacle on the host side. It is used to establish and manage the source-to-sink connection between two USB Type-C host and device ports.

The STUSB1700 major role is to:

- Detect the connection between two USB Type-C ports (attach detection).
- Establish a valid source-to-sink connection.
- 3. Determine the attached device mode: sink or accessory.
- Resolve cable orientation and twist connections to establish USB data routing (mux 4. control).
- 5. Configure and monitor V<sub>BUS</sub> power path.
- Manage V<sub>BUS</sub> power capability: USB default, Type-C medium or Type-C high current
- 7. Configure V<sub>CONN</sub> when required.


The STUSB1700 also provides:

- Low power standby mode
- I<sup>2</sup>C interface and interrupt (optional connection to the MCU)
- Start-up configuration customization: static through NVM and/or dynamic through I<sup>2</sup>C

Figure 1. Functional block diagram

- High voltage protection
- Accessory mode detection

#### 1.1 **Block overview**




Inputs / Outputs STUSB1700

# 2 Inputs / Outputs

# 2.1 Pinout

Figure 2. STUSB1700 pin connections



STUSB1700 Inputs / Outputs

# 2.2 Pin list

Table 2. Pin function list

Pin	Name	Туре	Description	Typical connection
1	CC1GND	GND	Ground reference channel 1	Ground
2	CC1	HV AIO	Type-C configuration channel 1	Type-C receptacle A5
3	VCONN	PWR	Power input for active plug	5 V power source
4	CC2	HV AIO	Type-C configuration channel 2	Type-C receptacle B5
5	CC2GND	GND	Ground reference channel 2	Ground
6	RESET	DI	Reset input (active high)	
7	SCL	DI	I <sup>2</sup> C clock input	To I <sup>2</sup> C master, ext. pull- up
8	SDA	DI/OD	I <sup>2</sup> C data input/output, active low open drain	To I <sup>2</sup> C master, ext. pull-up
9	ALERT#	OD	I <sup>2</sup> C interrupt, active low open drain	To I <sup>2</sup> C master, ext. pull- up
10	GND	GND	Ground	Ground
11	VBUS_VALID	OD	V <sub>BUS</sub> detection, active low open drain	To MCU if any, ext. pull-up
12	ATTACH	OD	Attachment detection, active low open drain	To MCU if any, ext. pull-up
13	ADDR0	DI	I <sup>2</sup> C device address setting (see Section 4: I <sup>2</sup> C interface)	Static
14	RP_HIGH	DI	Logic level input to select between 1.5 A and 3.0 A USB Type-C current advertising	Static or to MCU if any
15	RP_DEF	DI	Logic level input to select between USB default current (500 mA or 900mA) or USB Type-C current advertising	Static or to MCU if any
16	ACC_DETECT	OD	Accessory device detection, active low open drain	To MCU if any, ext. pull-up
17	A_B_SIDE	OD	Cable orientation, active low open drain	USB super speed mux select, ext. pull-up
18	VBUS_SENSE	HV AI	V <sub>BUS</sub> voltage monitoring and discharge path	From V <sub>BUS</sub>
19	NC	-	-	Floating
20	VBUS_EN_SRC	HV OD	V <sub>BUS</sub> source power path enable, active low open drain	To switch or power system, ext. pull-up
21	VREG_1V2	PWR	1.2 V internal regulator output	1 μF typ. decoupling capacitor
22	VSYS	PWR	Power supply from system	From power system, connect to ground if not used

Inputs / Outputs STUSB1700

### Table 2. Pin function list

Pin	Name	Туре	Description	Typical connection
23	VREG_2V7	PWR	2.7 V internal regulator output	1 μF typ. decoupling capacitor
24	VDD	HV PWR	Power supply from USB power line	From V <sub>BUS</sub>
-	EP	GND	Exposed pad is connected to ground	To ground

Table 3. Pin function descriptions

Туре	Description
D	Digital
Α	Analog
0	Output pad
I	Input pad
Ю	Bidirectional pad
OD	Open drain output
PD	Pull-down
PU	Pull-up
HV	High voltage
PWR	Power
GND	Ground

STUSB1700 Inputs / Outputs

# 2.3 Pin description

### 2.3.1 CC1 / CC2

CC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation determination and system configuration management across USB Type-C cable.

### 2.3.2 CC1GND / CC2GND

CC1GND and CC2GND are used as a reference to ground and must be connected to ground.

# 2.3.3 V<sub>CONN</sub>

This power input is connected to a power source that can be a 5 V power supply, or a lithium battery. It is used to provide power supply to the local plug. It is internally connected to power switches that are protected against short circuit and overvoltage. This does not require any protection on the input side. When a valid source-to-sink connection is determined and  $V_{CONN}$  power switches enabled,  $V_{CONN}$  is provided by the source to the unused CC pin (see *Section 3.3: VCONN supply*).

#### 2.3.4 **RESET**

Active high reset.

## 2.3.5 I<sup>2</sup>C interface pins

Table 4. I<sup>2</sup>C interface pins list

Name	Description				
SCL	I <sup>2</sup> C clock – need external pull-up				
SDA	I <sup>2</sup> C data – need external pull-up				
ALERT#	I <sup>2</sup> C interrupt – need external pull-up				
ADDR0	I <sup>2</sup> C device address bit (see Section 4: I <sup>2</sup> C interface)				

#### 2.3.6 GND

Ground.

### 2.3.7 VBUS VALID

This pin is asserted during attachment when  $V_{BUS}$  is detected on VBUS\_SENSE pin and VBUS voltage is within the valid operating range. The  $V_{BUS}$  valid state is also advertised in a dedicated  $I^2C$  register bit (see *Section 5.1: Register description*).

Inputs / Outputs STUSB1700

#### 2.3.8 ATTACH

This pin is asserted when a valid source-to-sink connection is established. It is also asserted when a connection to an accessory device is detected. The attachment state is also advertised in a dedicated I<sup>2</sup>C register bit (see *Section 5.1: Register description*).

### 2.3.9 RP HIGH / RP DEF

These input pins are used to adjust externally the Rp value on the CC pins to advertise the current capability the source can supply as defined in the USB Type-C standard specification. These pins can be used dynamically to implement systems with power-sharing capabilities or with external temperature protection mechanism to adapt the current capability to the system temperature.

USB Type-C Rp value	RP_DEF Logic level	RP_HIGH Logic level	Source current capability
Rp = Default USB	0	Х	Default USB current (500 mA or 900 mA)
Rp = 1.5 A	1	0	1.5 A USB Type-C current
Rp = 3 A	1	1	3.0 A USB Type-C current

Table 5. USB Type-C current advertising with RP control pins

### 2.3.10 ACC DETECT

This pin is asserted when an audio accessory device or a debug accessory device is detected (see *Section 3.7: Accessory modes detection*).

# 2.3.11 A\_B\_SIDE

This output pin provides cable orientation. It is used to establish USB SuperSpeed signals routing. The cable orientation is also provided by an internal I<sup>2</sup>C register (see *Section 5.1: Register description*. This signal is not required in case of USB 2.0 support.

Value	CC pin position		
HiZ	CC1 pin is attached to CC line		
0	CC2 pin is attached to CC line		

Table 6. USB data mux select

# 2.3.12 VBUS\_SENSE

This input pin is used to sense  $V_{BUS}$  presence, monitor  $V_{BUS}$  voltage and discharge  $V_{BUS}$  on USB Type-C receptacle side.

### 2.3.13 VBUS EN SRC

This pin allows the outgoing  $V_{BUS}$  power to be enabled when the connection to a sink is established and  $V_{BUS}$  is in the valid operating range. The open drain output allows a PMOS transistor to be directly driven. The logic value of the pin is also advertised in a dedicated  $I^2C$  register bit (see *Section 5.1: Register description*).



STUSB1700 Inputs / Outputs

# 2.3.14 VREG\_1V2

This pin is used only for external decoupling of 1.2 V internal regulator. The recommended decoupling capacitor is: 1  $\mu$ F typ. (0.5  $\mu$ F min; 10  $\mu$ F max).

#### 2.3.15 VSYS

This is the low power supply from the system, if any. It can be connected directly to a single cell Lithium battery or to the system power supply delivering 3.3 V or 5 V. It is recommended to connect the pin to ground when it is not used.

# 2.3.16 VREG 2V7

This pin is used only for external decoupling of 2.7 V internal regulator. The recommended decoupling capacitor: 1  $\mu$ F typ. (0.5  $\mu$ F min; 10  $\mu$ F max).

#### 2.3.17 VDD

This is the power supply from the USB power line for applications powered by V<sub>BUS</sub>.

This pin can be used to sense the voltage level of the main power supply providing the  $V_{BUS}$ . It allows UVLO and OVLO thresholds to be considered independently on the VDD pin as additional conditions to enable the  $V_{BUS}$  power path through VBUS\_EN\_SRC pin (see Section 3.2.3: VBUS power path assertion). When the UVLO threshold detection is enabled, the VDD pin must be connected to the main power supply to establish the connection and to assert the  $V_{BUS}$  power path.

Features description STUSB1700

# 3 Features description

### 3.1 CC interface

The STUSB1700 controls the connection to the configuration channel (CC) pins, CC1 and CC2, through two main blocks, the CC line interface block and the CC control logic block.

The CC lines interface block is used to:

- Configure the pull-up termination mode on the CC pins
- Monitor the CC pin voltage values relative to the attachment detection thresholds
- Configure V<sub>CONN</sub> on the unconnected CC pin when required
- Protect the CC pins against over voltage

The CC control logic block is used to:

- Execute the Type-C FSM relative to the Type-C source power mode
- Determine the electrical state for each CC pin relative to the detected thresholds
- Evaluate the conditions relative to the CC pin states and the V<sub>BUS</sub> voltage value to transition from one state to another in the Type-C FSM
- Detect and establish a valid source-to-sink connection
- Determine the attached device mode: sink or accessory
- Determine cable orientation to allow external routing of the USB data
- Manage V<sub>BUS</sub> power capability: USB default, Type-C medium or Type-C high current mode
- Handle hardware faults.

The CC control logic block implements the Type-C FSM corresponding to the source power role with accessory support.

# 3.2 V<sub>BUS</sub> power path control

### 3.2.1 V<sub>BUS</sub> monitoring

The  $V_{BUS}$  monitoring block supervises from the VBUS\_SENSE pin the  $V_{BUS}$  voltage on the USB Type-C receptacle side.

It is used to check that V<sub>BUS</sub> is within a valid voltage range:

- to establish a valid source-to-sink connection according to USB Type-C standard specification,
- to enable safely the V<sub>BUS</sub> power path through VBUS\_EN\_SRC pin.

It allows to detect unexpected  $V_{BUS}$  voltage conditions such as under voltage or over voltage relative to the valid  $V_{BUS}$  voltage range. When such conditions occur, the STUSB1700 reacts as follows:

- at attachment, it prevents the source-to-sink connection and the V<sub>BUS</sub> power path assertion.
- after attachment, it deactivates the source-to-sink connection, disables the V<sub>BUS</sub> power path and goes into error recovery state.



The valid  $V_{BUS}$  voltage range is defined from the  $V_{BUS}$  nominal voltage by a high threshold voltage and a low threshold voltage whose nominal values are respectively  $V_{BUS}+5\%$  and  $V_{BUS}-5\%$ . The nominal threshold limits can be shifted by fraction of  $V_{BUS}$  from +1% to +15% for the high threshold voltage and from -1% to -15% for the low threshold voltage. It means the threshold limits can vary from  $V_{BUS}+5\%$  to  $V_{BUS}+20\%$  for the high limit and from  $V_{BUS}-5\%$  to  $V_{BUS}-20\%$  for the low limit.

The threshold limits are preset by default in the NVM with different shift coefficients (see *Section 8.3: Electrical and timing characteristics*). The threshold limits can be changed independently through NVM programming (see *Section 6: Start-up configuration*) and also by software during attachment through the I<sup>2</sup>C interface (see *Section 5.1: Register description*).

## 3.2.2 V<sub>BUS</sub> discharge

The monitoring block also handles the internal VBUS discharge path connected to the VBUS\_SENSE pin. The discharge path is activated at detachment, or when the device goes into the error recovery state (see *Section 3.6: Hardware fault management*).

The  $V_{BUS}$  discharge path is enabled by default in the NVM and can be disabled through NVM programming only (see *Section 6: Start-up configuration*). The discharge time duration is also preset by default in the NVM (see *Section 8.3: Electrical and timing characteristics*). The discharge time duration can be changed through NVM programming (see *Section 6: Start-up configuration*) and also by software through the I<sup>2</sup>C interface (see *Section 5.1: Register description*).

## 3.2.3 V<sub>BUS</sub> power path assertion

The STUSB1700 can control the assertion of the  $V_{BUS}$  power path on the USB Type-C port, directly or indirectly, through the VBUS EN SRC pin.

The tables below summarize the configurations of the STUSB1700 and the operation conditions that determine the electrical value of the VBUS\_EN\_SRC pin during system operation.

Features description STUSB1700

	Electrical	Operation conditions			
Pin value		Type-C attached state	VDD pin monitoring	VBUS_SENSE pin monitoring	Comment
VIDUE EN EDO	0	Attached.SRC or UnorientedDebug Accessory.SRC or OrientedDebug Accessory.SRC	V <sub>DD</sub> > V <sub>DDUVLO</sub> if UVLO threshold detection enabled and/or V <sub>DD</sub> < V <sub>DDOVLO</sub> if OVLO threshold detection enabled	V <sub>BUS</sub> < V <sub>MONUSBH</sub> and V <sub>BUS</sub> > V <sub>MONUSBL</sub> if V <sub>BUS</sub> voltage range detection enabled or V <sub>BUS</sub> > V <sub>THUSB</sub> if V <sub>BUS</sub> voltage range detection disabled	The signal is asserted only if all the valid operation conditions are met.
VBUS_EN_SRC	HiZ	Any other state	V <sub>DD</sub> < V <sub>DDUVLO</sub> if UVLO threshold detection enabled or V <sub>DD</sub> > V <sub>DDOVLO</sub> if OVLO threshold detection enabled	V <sub>BUS</sub> > V <sub>MONUSBH</sub> or V <sub>BUS</sub> < V <sub>MONUSBL</sub> if V <sub>BUS</sub> voltage range detection enabled or V <sub>BUS</sub> < V <sub>THUSB</sub> if V <sub>BUS</sub> voltage range detection disabled	The signal is de- asserted when at least one non valid operation condition is met.

Table 7. Conditions for V<sub>BUS</sub> power path assertion in source power role

As specified in the USB Type-C standard specification, the attached state "Attached.SRC" is reached only if the voltage on the  $V_{BUS}$  receptacle side is at vSafe0V condition when a connection is detected.

"Type-C attached state" refers to the Type-C FSM states as defined in the USB Type-C standard specification and as described in the I<sup>2</sup>C register CC\_OPERATION\_STATUS (see *Section 5.1: Register description*).

"VDD pin monitoring" refers to the UVLO and OVLO thresholds detection on VDD pin that can be activated through NVM programming (see Section 6: Start-up configuration) and also by software through the  $I^2C$  interface (see Section 5.1: Register description). When the UVLO and/or OVLO threshold detection is activated, the VBUS\_EN\_SRC pin is asserted only if the device is attached and the valid threshold conditions on VDD are met. Once the VBUS\_EN\_SRC pin is asserted, the VBUS\_EN\_SRC pin instead of the VDD pin.

"VBUS\_SENSE pin monitoring" relies, by default, on a valid  $V_{BUS}$  voltage range defined by a high limit  $V_{MONUSBH}$  and a low limit  $V_{MONUSBL}$ . The voltage range condition can be disabled to consider UVLO threshold detection instead. The monitoring condition of the  $V_{BUS}$  voltage can be changed through NVM programming (see Section 6: Start-up configuration) and also by software through the  $I^2C$  interface (see Section 5.1: Register description). The VBUS\_EN\_SRC pin is maintained asserted as long as the device is attached and a valid voltage condition on the  $V_{BUS}$  is met.

See Section 8.3: Electrical and timing characteristics for the threshold voltages description and value on VDD and VBUS\_SENSE pins.



# 3.3 V<sub>CONN</sub> supply

# 3.3.1 V<sub>CONN</sub> input voltage

 $V_{CONN}$  is a regulated supply used to power circuits in the plug of USB3.1 full-featured cables and other accessories.  $V_{CONN}$  nominal operating voltage is 5.0 V +/- 5%.

### 3.3.2 V<sub>CONN</sub> application conditions

The VCONN pin of the STUSB1700 is connected to each CC pin (CC1 and CC2) across independent power switches.

The STUSB1700 applies V<sub>CONN</sub> only to the CC pin not connected to the CC wire when all below conditions are met:

- V<sub>CONN</sub> power switches are enabled
- A valid connection to a sink is achieved
- Ra presence is detected on the unwired CC pin
- A valid power source is applied to the V<sub>CONN</sub> pin with respect to a predefined UVLO threshold.

# 3.3.3 V<sub>CONN</sub> monitoring

The  $V_{CONN}$  monitoring block detects whether  $V_{CONN}$  power supply is available on the VCONN pin. It is used to check that  $V_{CONN}$  voltage is above a pre-defined under-voltage lockout (UVLO) threshold to allow the enabling of the  $V_{CONN}$  power switches.

The default value of the UVLO threshold is 4.65 V typical for powered cables operating at 5 V. It can be changed by software to 2.65 V typical to support V<sub>CONN</sub>-powered accessories that are operating down to 2.7 V (see Section 5.1: Register description).

# 3.3.4 V<sub>CONN</sub> discharge

The behavior of Type-C FSMs is extended with an internal V<sub>CONN</sub> discharge path capability on CC pins in Source power role. The discharge path is activated during 250 ms from Sink detachment detection. This feature is disabled by default. It can be activated through NVM programming (see *Section 6: Start-up configuration*) and also by software through the I<sup>2</sup>C interface (see *Section 5.1: Register description*).

# 3.3.5 V<sub>CONN</sub> control and status

The supplying conditions of V<sub>CONN</sub> across STUSB1700 are managed through the I<sup>2</sup>C interface. Different I<sup>2</sup>C registers and bits are used specifically for this purpose (see *Section 5.1: Register description*).

# 3.3.6 V<sub>CONN</sub> power switches

The STUSB1700 integrates two current limited high-side power switches with protections that tolerate high voltage up to 22 V on the CC pins.

Features description STUSB1700

Each V<sub>CONN</sub> power switch is presenting the following features:

- Soft-start to limit inrush current
- Constant current mode over-current protection
- Adjustable current limit
- Thermal protection
- Under-voltage and over-voltage protections
- Reverse current and reverse voltage protections




Figure 3. V<sub>CONN</sub> to CC1 and CC2 power switches protections

## **Current limit programming**

The current limit can be set within the range 100 mA to 600 mA by step of 50 mA. The default current limit is programmed through NVM programming (see *Section 6: Start-up configuration*) and can be changed by software through I<sup>2</sup>C interface (see *Section 5.1: Register description*). At power-on or after a reset, the current limit takes the default value preset in the NVM.

### Fault management

The table below summarizes the different fault conditions that could occur during operation of the switch and the associated responses. An I<sup>2</sup>C alert is generated when a fault condition happens (see *Section 5.1: Register description*).

Fault types **Fault conditions Expected actions** CC output pin shorted to Power switch limits the current and reduces the ground via very low resistive output voltage. I<sup>2</sup>C alert is asserted immediately Short-circuit path causing rapid current thanks to VCONN\_SW\_OCP\_FAULT bits. surge. CC output pin connected to a Power switch limits the current and reduces the output voltage. I<sup>2</sup>C alert is asserted immediately Over-current load that sinks current above programmed limit. thanks to VCONN SW OCP FAULT bits. Power switch is disabled immediately until the temperature falls below 145 ° minus hysteresis Junction temperature exceeding 145 °C due to any of 15 °C. I<sup>2</sup>C alert is asserted immediately Over-heating thanks to THERMAL\_FAULT bit. STUSB1700 reason. goes into transient error recovery state. Power switch is disabled immediately until the V<sub>CONN</sub> input voltage drops input voltage rises above the UVLO threshold. Under-voltage below UVLO threshold minus I<sup>2</sup>C alert is asserted immediately thanks to hysteresis. VCONN PRESENCE bit. Power switch is opened immediately until the CC output pin voltage voltage falls below the voltage limit. I<sup>2</sup>C alert is Over-voltage exceeds maximum operating asserted immediately thanks to limit of 6.0 V. VCONN SW OVP FAULT bits. CC output pin voltage The reverse biased body diode of the back-toexceeds V<sub>CONN</sub> input voltage back MOS switches is naturally disabled Reverse current preventing current to flow from the CC output pin when the power switch is turned-off. to the input. CC output pin voltage Power switch is opened immediately until the exceeds  $V_{CONN}$  input voltage voltage difference falls below the voltage limit. Reverse voltage of more than 0.35 V for 5 V I<sup>2</sup>C alert is asserted immediately thanks to when the power switch is VCONN\_SW\_RVP\_FAULT bits. turned-on.

Table 8. Fault management conditions

# 3.4 Low power standby mode

The STUSB1700 proposes a standby mode to reduce the device power consumption when no device is connected to the USB Type-C port. It is disabled by default and can be activated through NVM programming (see Section 6: Start-up configuration).

When activated, the STUSB1700 enters in standby mode at power up, or after a reset, or after a disconnection. In this mode, the CC interface and the voltages monitoring blocks are turned off. Only a monitoring circuitry is maintained active on the CC pins to detect a connection. When the connection is detected, all the internal circuits are turned on to allow normal operation.

# 3.5 High voltage protection

The STUSB1700 can be safely used in systems or connected to systems that handle high voltage on the  $V_{BUS}$  power path. The device integrates an internal circuitry on the CC pins that tolerate high voltage and ensures protection up to 22 V in case of unexpected short



Features description STUSB1700

circuits with the  $V_{BUS}$  or in case of a connection to a device supplying high voltage on the  $V_{BUS}$ .

# 3.6 Hardware fault management

The STUSB1700 handles hardware fault conditions related to the device itself and to the  $V_{BUS}$  power path during system operation.

When such conditions happen, the circuit goes into a transient error recovery state named ErrorRecovery in the Type-C FSM. The error recovery state is equivalent to force a detach event.

When entering in this state, the device de-asserts the VBUS power path by disabling VBUS\_EN\_SRC pin, and it removes the terminations from the CC pins during several tens of milliseconds. Then, it transitions to the unattached state.

The STUSB1700 goes into error recovery state when at least one condition listed below is met:

- If an over-temperature is detected, the "THERMAL\_FAULT" bit set to 1b
- If an internal pull-up voltage on CC pins is below UVLO threshold, the "VPU\_VALID" bit set to 0b
- If an over-voltage is detected on the CC pins, the "VPU\_OVP\_FAULT" bit set to 1b
- If the VBUS voltage is out of the valid voltage range during attachment, the "VBUS\_VALID" bit set to 0b
- If an under-voltage is detected on the VDD pin during attachment when UVLO detection is enabled, the "VDD\_UVLO\_DISABLE" bit set to 0b
- If an over-voltage is detected on the VDD pin during attachment when OVLO detection is enabled, the "VDD\_OVLO\_DISABLE" bit set to 0b

The I<sup>2</sup>C register bits mentioned into brackets give either the state of the hardware fault when it occurs, or the setting condition to detect the hardware fault (see *Section 5.1: Register description*).

# 3.7 Accessory modes detection

The STUSB1700 supports the detection of audio accessory mode and debug accessory mode as defined in the USB Type-C standard specification.

## 3.7.1 Audio accessory mode detection

The STUSB1700 detects an audio accessory device when both CC1 and CC2 pins are pulled down to the ground by a Ra resistor from connected device. The audio accessory detection is advertised by the ACC\_DETECT pin as well as through the CC\_ATTACHED\_MODE bits of I<sup>2</sup>C register CC\_CONNECTION\_STATUS (see *Section 5.1: Register description*).

### 3.7.2 Debug accessory mode detection

The STUSB1700 detects a connection to a debug and test system (DTS). The debug accessory detection is advertised by the ACC\_DETECT pin as well as through the CC ATTACHED MODE bits of the I<sup>2</sup>C register CC CONNECTION STATUS (see



Section 5.1: Register description). The VBUS\_EN\_SRC pin is also asserted to allow enabling the VBUS power path as defined in the USB Type-C standard specification.

A debug accessory device is detected when both the CC1 and CC2 pins are pulled down to ground by a Rd resistor from the connected device. The orientation detection is performed in two steps as described in the table below. The A\_B\_SIDE pin indicates the orientation of the connection. The orientation detection is advertised through TYPEC\_FSM\_STATE bits of the I<sup>2</sup>C register CC\_OPERATION\_STATUS (see *Section 5.1: Register description*).

**Table 9. Orientation detection** 

#	CC1 pin (CC2 pin)	CC2 pin (CC1 pin)	Detection process	A_B_SIDE pin CC1/CC2 (CC2/CC1)	Orientation detection state TYPEC_FSM_STATE bits value
1	Rd	Rd	1st step: debug accessory mode detected	HiZ (HiZ)	UnorientedDebugAccessory.SRC
2	Rd	≤Ra	2nd step: orientation detected (DTS presents a resistance to GND with a value ≤ Ra on its CC2 pin)	HiZ (0)	OrientedDebugAccessory.SRC

I<sup>2</sup>C interface STUSB1700

## 4 I<sup>2</sup>C interface

# 4.1 Read and write operations

The I<sup>2</sup>C interface is used to configure, control and read the operation status of the device. It is compatible with the Philips I<sup>2</sup>C Bus<sup>®</sup> (version 2.1). The I<sup>2</sup>C is a slave serial interface based on two signals:

- SCL Serial clock line: input clock used to shift data
- SDA Serial data line: input/output bidirectional data transfers

A filter rejects the potential spikes on the bus data line to preserve data integrity.

The bidirectional data line supports transfers up to 400 Kbit/s (fast mode). The data are shifted to and from the chip on the SDA line, MSB first.

The first bit must be high (START) followed by the 7-bit device address and the read/write control bit.

Two 7-bit device addresses are available for STUSB1700 thanks to external programming of DevADDR0 through ADDR0 pin setting, i.e. 0x28 or 0x29. It allows to connect two STUSB1700 devices on the same I<sup>2</sup>C bus.

Table 10. Device address format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DevADDR6	DevADDR5	DevADDR4	DevADDR3	DevADDR2	DevADDR1	DevADDR0	R/W
0	1	0	1	0	0	ADDR0	0/1


Table 11. Register address format

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
RegADDR7	RegADDR6	RegADDR5	RegADDR4	RegADDR3	RegADDR2	RegADDR1	RegADDR0

Table 12. Register data format


Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

Figure 4. Read operation



STUSB1700 I<sup>2</sup>C interface

Figure 5. Write operation



# 4.2 Timing specifications


The device uses a standard slave I<sup>2</sup>C channel at speed up to 400 kHz.

Table 13. I<sup>2</sup>C timing parameters - VDD = 5 V

Symbol	Parameter	Min.	Тур.	Max.	Unit
F <sub>scl</sub>	SCL clock frequency	0	-	400	kHz
t <sub>hd,sta</sub>	Hold time (repeated) START condition	0.6	-	1	μs
t <sub>low</sub>	LOW period of the SCL clock	1.3	1	1	μs
t <sub>high</sub>	HIGH period of the SCL clock	0.6	1	1	μs
t <sub>su,dat</sub>	Setup time for repeated START condition	0.6	1	ı	μs
t <sub>hd,dat</sub>	Data hold time	0.04	-	0.9	μs
t <sub>su,dat</sub>	Data setup time	100	-	1	μs
t <sub>r</sub>	Rise time of both SDA and SCL signals	20 + 0.1 C <sub>b</sub>	-	300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals	20 + 0.1 C <sub>b</sub>	-	300	ns
t <sub>su,sto</sub>	Setup time for STOP condition	0.6	-	1	μs
t <sub>buf</sub>	Bus free time between a STOP and START condition	1.3	-	-	μs
C <sub>b</sub>	Capacitive load for each bus line	-	-	400	pF

I<sup>2</sup>C interface STUSB1700

Figure 6. I<sup>2</sup>C timing diagram



STUSB1700 I<sup>2</sup>C register map

# 5 I<sup>2</sup>C register map

Table 14. Register access legend

Access code	Expanded name	Description			
RO	Read only	Register can be read only			
R/W	Read/write	Register can be read or written			
RC	Read and clear	Register can be read and is cleared after read			

Table 15. STUSB1700 register map overview

Address	Register name	Access	Description
00h to 0Ah	Reserved	RO	Do not use
0Bh	ALERT_STATUS	RC	Alerts register linked to transition registers
0Ch	ALERT_STATUS_MASK_CTRL	R/W	Allows the interrupt mask on the ALERT_STATUS register to be changed
0Dh	CC_CONNECTION_STATUS_TRANS	RC	Alerts about transition in CC_CONNECTION_STATUS register
0Eh	CC_CONNECTION_STATUS	RO	Gives status on CC connection
0Fh	MONITORING_STATUS_TRANS	RC	Alerts about transition in MONITORING_STATUS register
10h	MONITORING_STATUS	RO	Gives status on V <sub>BUS</sub> and V <sub>CONN</sub> voltage monitoring
11h	CC_OPERATION_STATUS	RO	Gives status on CC operation modes
12h	HW_FAULT_STATUS_TRANS	RC	Alerts about transition in HW_FAULT_STATUS register
13h	HW_FAULT_STATUS	RO	Gives status on hardware faults
14h to 17h	Reserved	RO	Do not use
18h	CC_CAPABILITY_STATUS_CTRL	R/W	Gives status on the advertised current capability, and allows the $V_{CONN}$ supply capabilities to be changed
19h to 1Dh	Reserved	RO	Do not use
1Eh	CC_VCONN_SWITCH_CTRL	R/W	Allows the current limit of V <sub>CONN</sub> power switches to be changed
1Fh	Reserved	RO	Do not use

I<sup>2</sup>C register map STUSB1700

Table 15. STUSB1700 register map overview (continued)

Address	Register name	Access	Description
20h	VCONN_MONITORING_CTRL	R/W	Allows the monitoring conditions of V <sub>CONN</sub> voltage to be changed
21h	Reserved	RO	Do not use
22h	VBUS_MONITORING_RANGE_CTRL	R/W	Allows the voltage range for V <sub>BUS</sub> monitoring to be changed
23h	RESET_CTRL	R/W	Controls the device reset by software
24h	Reserved	RO	Do not use
25h	VBUS_DISCHARGE_TIME_CTRL	R/W	Allows the V <sub>BUS</sub> discharge time to be changed
26h	VBUS_DISCHARGE_STATUS	RO	Gives status on V <sub>BUS</sub> discharge path activation
27h	VBUS_ENABLE_STATUS	RO	Gives status on V <sub>BUS</sub> power path activation
28h to 2Dh	Reserved	RO	Do not use
2Eh	VBUS_MONITORING_CTRL	R/W	Allows the monitoring conditions of $V_{\text{BUS}}$ voltage to be changed
2Fh	Reserved	RO	Do not use

STUSB1700 I<sup>2</sup>C register map

# 5.1 Register description

The reset column specified in the registers description below defines the default value of the registers at power-up or after a reset. The reset values with (NVM) index correspond to the user-defined parameters that can be customized by NVM re-programming if needed (see Section 6: Start-up configuration).

# 5.1.1 ALERT\_STATUS

Address: 0Bh
Access: RC

Note: This register indicates an Alert has occurred.

Table 16. ALERT\_STATUS register

Bit	Field name	Reset	Description
7	Reserved	0b	Do not use
6	CC_CONNECTION_STATUS_AL	0b	0b: cleared 1b: change occurred on CC_CONNECTION_STATUS_TRANS register
5	MONITORING_STATUS_AL	1b	0b: cleared 1b: change occurred on MONITORING_STATUS_TRANS register
4	HW_FAULT_STATUS_AL	0b	0b: cleared 1b: change occurred on HW_FAULT_STATUS_TRANS register
3:0	Reserved	0000b	Do not use

When a bit value change occurs on one of the mentioned transition register, it automatically sets the corresponding alert bit in ALERT\_STATUS register.