

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# STW65N65DM2AG

# Automotive-grade N-channel 650 V, 0.042 Ω typ., 60 A Power MOSFET MDmesh™ DM2 in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



## **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STW65N65DM2AG	650 V	0.05 Ω	60 A	446 W

- Designed for automotive applications and AEC-Q101 qualified
- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

## **Applications**

Switching applications

## **Description**

This high voltage N-channel Power MOSFET is part of the MDmesh<sup>TM</sup> DM2 fast recovery diode series. It offers very low recovery charge  $(Q_{rr})$  and time  $(t_{rr})$  combined with low  $R_{DS(on)}$ , rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STW65N65DM2AG	65N65DM2	TO-247	Tube

Contents STW65N65DM2AG

# Contents

1	Electric	eal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	œuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

STW65N65DM2AG Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
$V_{GS}$	Gate-source voltage	±25	V	
	Drain current (continuous) at T <sub>case</sub> = 25 °C		۸	
l <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	38	Α	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	240	Α	
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	446	W	
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50 V/r		
T <sub>stg</sub>	Storage temperature	-55 to 150	°C	
Tj	Operating junction temperature		ا -	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit	
R <sub>thj-case</sub>	Thermal resistance junction-case	0.28	0 <b>0</b> AA	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	°C/W	

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive	8	А
E <sub>AS</sub> <sup>(1)</sup>	Single pulse avalanche energy	1100	mJ

## Notes:

 $<sup>^{\</sup>left(1\right)}$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq$  60 A, di/dt=800 A/µs;  $V_{DS}$  peak <  $V_{(BR)DSS},$   $V_{DD}$  = 80%  $V_{(BR)DSS}.$ 

 $<sup>^{(3)}</sup> V_{DS} \le 520 V.$ 

 $<sup>^{(1)}</sup>$  starting  $T_j = 25~^{\circ}C,~I_D = I_{AR},~V_{DD} = 50~V.$ 

Electrical characteristics STW65N65DM2AG

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol Parameter		Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			٧
Zava sata valta sa duain		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$			10	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V},$ $T_{case} = 125 \text{ °C}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±5	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A		0.042	0.05	Ω

Table 6: Dynamic

Symbol	ymbol Parameter Test conditions		Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5500	1	
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	210	1	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	3	-	ρ.
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 520 V, $V_{GS} = 0$ V	-	456	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	3.3	-	Ω
$Q_g$	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 60 \text{ A},$	-	120	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15:</i>	-	27	- 1	nC
$Q_{gd}$	Gate-drain charge	"Gate charge test circuit")	-	58	-	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 30 \text{ A}$	1	33	1	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Switching times test	-	13.5	-	
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load" and	-	114	-	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	1	11.5	1	

 $<sup>^{(1)}</sup>$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		60	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		240	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 60 A			1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 60 A, di/dt = 100 A/μs,	-	154		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	0.94		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	12.2		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD}$ = 60 A, di/dt = 100 A/ $\mu$ s, $V_{DD}$ = 60 V, $T_j$ = 150 °C (see Figure 16: "Test circuit for	-	288		ns
Q <sub>rr</sub>	Reverse recovery charge		-	3.65		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	25.4		Α


### Notes:


<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.


 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.


# 2.1 Electrical characteristics (curves)

















Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG270715FQF9WVTH  $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 T<sub>j</sub> (°C) -25 25 75 125

Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG270715FQF9WRON
(norm.)

2.2

1.8

1.4

1.0

0.6

0.2

-75


-25


25


75

125

T<sub>j</sub> (°C)









**Test circuits** STW65N65DM2AG

AM01468v1

#### 3 **Test circuits**








Figure 16: Test circuit for inductive load switching and diode recovery times






Figure 17: Unclamped inductive load test circuit 2200 VDD AM01471v1

Figure 18: Unclamped inductive waveform





# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Di		mm.	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW65N65DM2AG Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
04-Aug-2015	1	Initial release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

