



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## RF down converter with embedded integer-N synthesizer

Datasheet –production data

## Features

- High linearity:
  - IIP3: +25.5 dBm
  - 2FRR-2FLO spurious rejection: 85 dBc
- Noise figure:
  - NF: 10.5 dB
- Conversion gain
  - CG: 8 dB
- RF range: 1425 MHz to 1910 MHz
- Wide IF amplifier frequency range: 70 MHz to 400 MHz
- Integrated RF balun with internal matching
- Dual differential integrated VCOs with automatic center frequency calibration:
  - LOA: 1500 to 1800 MHz
  - LOB: 1900 to 2200 MHz
- Embedded integer-N synthesizer
  - Dual modulus programmable prescaler (16/17 or 19/20)
  - Programmable reference frequency divider (10 bits)
  - Adjustable charge pump current
  - Digital lock detector
  - Excellent integrated phase noise
  - Fast lock time: 150 µs
- Integrated DAC with dual current output
- Supply: 3.3 V and 5 V analog,  
3.3 V Digital
- Dual digital bus interface: SPI and I<sup>2</sup>C bus (fast mode) with 3 bit programmable address (1101A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>)
- Process: 0.35 µm BiCMOS SiGe
- Operating temperature range -40 to +85°C
- 44-lead exposed pad VFQFPN package  
7x7x1.0 mm



## Applications

- Cellular infrastructure equipment:
  - IF sampling receivers
  - Digital PA linearization loops
- Other wireless communication systems.

Table 1. Device summary

Part number	Package	Packaging
STW82102B	VFQFPN-44	Tray
STW82102BTR	VFQFPN-44	Tape and reel

## Description

The STMicroelectronics STW82102B is an integrated down converter providing 8 dB of gain, 10.5 dB NF, and a very high input linearity by means of its passive mixer.

Embedding two wide band auto calibrating VCOs and an integer-N synthesizer, the STW82102B is suitable for both Rx and Tx requirements for cellular infrastructure equipment.

The integrated RF balun and internal matching permit direct 50 ohm single-ended interface to RF port. The IF output is suitable for driving 200-ohm impedance filters.

By embedding a DAC with dual current output to drive an external PIN diode attenuator, the STW82102B replaces several costly discrete components and offers a significant footprint reduction.

The STW82102B device is designed with STMicroelectronics advanced 0.35 µm SiGe process. Its performance is specified over a -40 °C to +85 °C temperature range.

## Contents

<b>1</b>	<b>Block diagram</b>	<b>7</b>
<b>2</b>	<b>Pin description</b>	<b>8</b>
<b>3</b>	<b>Absolute maximum ratings</b>	<b>11</b>
<b>4</b>	<b>Operating conditions</b>	<b>12</b>
<b>5</b>	<b>Test conditions</b>	<b>14</b>
<b>6</b>	<b>Electrical characteristics</b>	<b>15</b>
<b>7</b>	<b>Typical performance characteristics</b>	<b>20</b>
<b>8</b>	<b>General description</b>	<b>23</b>
8.1	Circuit description	23
8.1.1	Reference input stage	23
8.1.2	Reference divider	24
8.1.3	Prescaler	24
8.1.4	A and B counters	24
8.1.5	Phase frequency detector (PFD)	25
8.1.6	Lock detect	26
8.1.7	Mute until lock	26
8.1.8	Charge pump	26
8.1.9	Voltage controlled oscillators	27
8.1.10	Output stage	30
8.1.11	External VCO buffer	30
8.1.12	Mixer and IF amplifier	31
8.1.13	Dual output current DAC	32

<b>9</b>	<b>I<sup>2</sup>C bus interface . . . . .</b>	<b>33</b>
9.1	I <sup>2</sup> C general features . . . . .	33
9.1.1	Data validity . . . . .	33
9.1.2	START and STOP conditions . . . . .	34
9.1.3	Byte format and acknowledge . . . . .	34
9.1.4	Device addressing . . . . .	35
9.1.5	Single-byte write mode . . . . .	35
9.1.6	Multi-byte write mode . . . . .	35
9.1.7	Current byte address read . . . . .	35
9.2	I <sup>2</sup> C timing specifications . . . . .	36
9.2.1	Data and clock timing specification . . . . .	36
9.2.2	I <sup>2</sup> C START and STOP timing specification . . . . .	36
9.2.3	I <sup>2</sup> C acknowledge timing specification . . . . .	37
9.3	I <sup>2</sup> C registers . . . . .	38
9.3.1	I <sup>2</sup> C register summary . . . . .	38
9.3.2	I <sup>2</sup> C register definitions . . . . .	39
9.4	Device calibration through the I <sup>2</sup> C interface . . . . .	45
9.4.1	VCO calibration procedure (I <sup>2</sup> C interface) . . . . .	45
9.4.2	Power ON sequence (I <sup>2</sup> C interface) . . . . .	45
9.4.3	VCO calibration auto-restart procedure (I <sup>2</sup> C interface) . . . . .	46
<b>10</b>	<b>SPI digital interface . . . . .</b>	<b>47</b>
10.1	SPI general features . . . . .	47
10.2	SPI timing specification . . . . .	49
10.2.1	Data, clock and load timing . . . . .	49
10.3	SPI registers . . . . .	50
10.3.1	SPI register summary . . . . .	50
10.3.2	SPI register definitions . . . . .	50
10.4	Device calibration through the SPI interface . . . . .	53
10.4.1	VCO calibration procedure (SPI interface) . . . . .	53
10.4.2	Power ON sequence (SPI interface) . . . . .	53
10.4.3	VCO calibration auto-restart procedure (SPI interface) . . . . .	54

<b>11</b>	<b>Application information</b>	<b>55</b>
11.1	Application circuit	55
11.2	Standard Mode Operation	57
11.3	Diversity mode operation with same LO frequency	58
11.4	Diversity mode operation with different LO frequencies	59
11.5	External VCO standard mode operation	60
11.6	External VCO diversity mode operation with same LO	61
<b>12</b>	<b>Evaluation kit</b>	<b>62</b>
<b>13</b>	<b>Package mechanical data</b>	<b>63</b>
<b>14</b>	<b>Revision history</b>	<b>65</b>

## List of tables


Table 1.	Device summary . . . . .	1
Table 2.	Pin list . . . . .	9
Table 3.	Absolute maximum ratings . . . . .	11
Table 4.	Operating conditions . . . . .	12
Table 5.	Digital logic levels . . . . .	13
Table 6.	Down converter mixer and IF amplifier electrical characteristics . . . . .	15
Table 7.	Pin diode attenuator driver (dual output current DAC) electrical characteristics. . . . .	16
Table 8.	Integer-N synthesizer electrical characteristics. . . . .	17
Table 9.	Phase noise performance . . . . .	19
Table 10.	Current values for CPSEL[2:0] selection . . . . .	26
Table 11.	VCOA performance against amplitude setting (frequency = 3.6 GHz) . . . . .	30
Table 12.	VCOB performance against amplitude setting (frequency = 4.3 GHz) . . . . .	30
Table 13.	Suggested CAP[2:0] values for LO Frequency range mixer . . . . .	31
Table 14.	Linearity performance against IFAMP[1:0] configuration (typical condition) . . . . .	32
Table 15.	I <sup>2</sup> C data and clock timing parameters . . . . .	36
Table 16.	I <sup>2</sup> C START and STOP timing parameters . . . . .	37
Table 17.	I <sup>2</sup> C acknowledge timing parameters . . . . .	37
Table 18.	I <sup>2</sup> C register list . . . . .	38
Table 19.	Address decoder and outputs . . . . .	48
Table 20.	SPI timing parameters . . . . .	49
Table 21.	SPI register list . . . . .	50
Table 22.	Application circuit component values . . . . .	56
Table 23.	Evaluation kit order code . . . . .	62
Table 24.	VFQFPN-44 package dimensions . . . . .	64
Table 25.	Document revision history . . . . .	65

## List of figures

Figure 1.	STW82102B block diagram .....	7
Figure 2.	STW82102B pin configuration .....	8
Figure 3.	Conversion gain against RF frequency.....	20
Figure 4.	Noise figure against RF frequency .....	20
Figure 5.	IIP3 against RF frequency .....	21
Figure 6.	2RF-2LO response against RF frequency .....	21
Figure 7.	LOA (VCOA div. by 2) closed-loop phase noise at 1.65 GHz ( $F_{STEP} = 200$ kHz, $I_{CP} = 3$ mA) .....	22
Figure 8.	LOB (VCOB div. by 2) closed-loop phase noise at 2.05 GHz ( $F_{STEP} = 200$ kHz, $I_{CP} = 3$ mA) .....	22
Figure 9.	Reference frequency input buffer .....	23
Figure 10.	VCO divider diagram .....	25
Figure 11.	PFD diagram.....	25
Figure 12.	Loop filter connection .....	27
Figure 13.	VCO typical sub-band characteristics.....	28
Figure 14.	Data validity waveform .....	33
Figure 15.	START and STOP condition waveform .....	34
Figure 16.	Byte format and acknowledge waveform .....	34
Figure 17.	I <sup>2</sup> C data and clock waveforms .....	36
Figure 18.	I <sup>2</sup> C START and STOP timing waveforms.....	36
Figure 19.	I <sup>2</sup> C acknowledge timing waveforms .....	37
Figure 20.	I <sup>2</sup> C first programming timing .....	46
Figure 21.	SPI input and output bit order.....	47
Figure 22.	SPI data structure .....	48
Figure 23.	SPI timing waveforms .....	49
Figure 24.	SPI first programming timing .....	54
Figure 25.	Typical STW82102B application circuit .....	55
Figure 26.	Standard mode operation .....	57
Figure 27.	Diversity mode operation with same LO frequencies .....	58
Figure 28.	Diversity mode operation with different LO frequencies .....	59
Figure 29.	External VCO standard mode operation.....	60
Figure 30.	External VCO diversity mode operation with same LO.....	61
Figure 31.	VFQFPN-44 package outline .....	63


# 1 Block diagram

Figure 1. STW82102B block diagram



## 2 Pin description

**Figure 2.** STW82102B pin configuration



**Table 2.** Pin list

Pin No	Name	Description	Observation
1	VDD_DAC	DAC power supply	Vsupply analog1= 3.3 V
2	REXT_DAC	External resistance connection for DAC	-
3	VDD_DIV	Divider by 2 power supply	Vsupply analog1= 3.3 V
4	VDD_VCO	VCOs and External VCO Buffer power supply	Vsupply analog1= 3.3 V
5	EXTVCO_INN	External VCO (LO) negative input	Diversity Slave Mode and External VCO Modes; otherwise it must be connected to GND
6	EXTVCO_INP	External VCO (LO) positive input	Diversity Slave Mode and External VCO Modes; otherwise it must be connected to GND
7	EXT_PD	Hardware power down: '0' device ON; '1' device OFF	CMOS Input
8	ADD2	I <sup>2</sup> CBUS address select pin	CMOS Input
9	ADD1	I <sup>2</sup> CBUS address select pin	CMOS Input
10	ADD0	I <sup>2</sup> CBUS address select pin	CMOS Input
11	VDD_IO	Digital IO power supply	Vsupply digital = 3.3 V
12	VDD_PSCBUF	Prescaler input buffer power supply	Vsupply analog1= 3.3 V
13	NC	Not connected	-
14	NC	Not connected	-
15	VDD_OUTBUF	Power supply for LO buffer	Vsupply analog1=3.3 V
16	OUTBUFN	LO Output buffer negative output	Open collector @ 3.3 V
17	OUTBUFP	LO Output buffer positive output	Open collector @ 3.3 V
18	VCTRL	Control voltage for VCOs	-
19	ICP	PLL charge pump output	-
20	REXT_CP	External resistance connection for PLL charge pump current	-
21	VDD_CP	Power supply for charge pump	Vsupply analog1= 3.3 V
22	LOCK_DET	Lock detector	CMOS Output
23	REF_CLK	Reference frequency input	-
24	VDD_PLL	PLL digital power supply	Vsupply analog1= 3.3 V
25	DBUS_SEL	Digital Bus Interface select	CMOS Input
26	VDD_DIG	Power supply for digital bus interface	Vsupply digital = 3.3 V
27	SDA/DATA	I <sup>2</sup> CBUS /SPI data line	CMOS Bidir Schmitt triggered
28	SCL/CLK	I <sup>2</sup> CBUS /SPI clock line	CMOS Input Schmitt triggered
29	LOAD	SPI load line	CMOS Input Schmitt triggered
30	NC	Not connected	-
31	IF_OUTN	IF amplifier negative output	Open collector @ 5 V <sup>(1)</sup>

**Table 2.** Pin list (continued)

Pin No	Name	Description	Observation
32	IF_OUTP	IF Amplifier positive output	Open collector @ 5 V <sup>(1)</sup>
33	VDD_IFAMP	IF Amplifier power supply	Vsupply analog1 = 3.3 V
34	TEST2	Test input 2	Test purpose only; it must be connected to GND
35	TEST1	Test input 1	Test purpose only; it must be connected to GND
36	TEST_ALC	Test output	Test purpose only; it must be connected to GND
37	RF_CT	RF balun central tap	-
38	RF_IN	RF input	-
39	VDD_RFESD	RF ESD positive rail power supply	Vsupply analog1 = 3.3 V
40	MIXDRV_CT	Mixer driver balun central tap	Vsupply analog2 = 5 V <sup>(1)</sup>
41	VDD_ALC	ALC power supply	Vsupply analog1 = 3.3 V
42	VDD_MIXDRV	Mixer driver power supply	Vsupply analog1 = 3.3 V
43	I_PINDRV1	DAC current output for external PIN Diode attenuator	PMOS Open drain
44	I_PINDRV2	DAC current output for external PIN Diode attenuator	PMOS Open drain

1. Supply voltage @ 3.3 V in low-current mode operation

### 3 Absolute maximum ratings

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Values	Unit
AVCC1	Analog Supply voltage	0 to 4.6	V
AVCC2	Analog Supply voltage	0 to 6	V
DVCC	Digital Supply voltage	0 to 4.6	V
Tstg	Storage temperature	+150	°C
ESD (Electro-static discharge)	HBM on pins 16, 17, 31, 32	0.8	kV
	HBM on pin 37, 38, 40	1	
	HBM on all remaining pins	2	
	CDM-JEDEC Standard on pin 38	0.25	
	CDM-JEDEC Standard on all remaining pins	0.5	
	MM on pins 16,17	0.15	
	MM on all remaining pins	0.2	

## 4 Operating conditions

**Table 4. Operating conditions**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
AVCC1	Analog Supply voltage	-	3.15	3.3	3.45	V
AVCC2	Analog Supply voltage	-	4.75	5	5.25	V
DVCC	Digital Supply voltage	-	3.15	3.3	3.45	V
$I_{CC3.3V}$	Current Consumption at 3.3 V	Standard mode	-	130	150	mA
		External VCO standard mode	-	110	130	mA
		Diversity slave mode	-	105	120	mA
		Diversity master mode	-	155	180	mA
		External VCO diversity master mode	-	140	160	mA
$I_{CC5V}$	Current Consumption	High current mode at 5 V	-	160	185	mA
		Low current mode at 3.3 V	-	95	110	mA
$T_A$	Operating ambient temperature	-	-40		85	°C
$T_J$	Maximum junction temperature	-	-		125	°C
$\Theta_{JA}$	Junction to ambient package thermal resistance <sup>(1)</sup>	Multi-layer JEDEC board	-	33	-	°C/W
$\Theta_{JB}$	Junction to board package thermal resistance <sup>(1)</sup>	Multi-layer JEDEC board	-	19	-	°C/W
$\Theta_{JC}$	Junction to case package thermal resistance <sup>(1)</sup>	Multi-layer JEDEC board	-	3	-	°C/W
$\Psi_{JB}$	Thermal characterization parameter junction to board <sup>(1)</sup>	Multi-layer JEDEC board	-	18	-	°C/W
$\Psi_{JT}$	Thermal characterization parameter junction to top case <sup>(1)</sup>	Multi-layer JEDEC board	-	0.3	-	°C/W

1. Refer to JEDEC standard JESD 51-12 for a detailed description of the thermal resistances and thermal parameters.  
Data here presented are referring to a Multi-layer board according to JEDEC standard.

$T_J = T_A + \Theta_{JA} * P_{diss}$  (in order to estimate  $T_J$  if ambient temperature  $T_A$  and dissipated power  $P_{diss}$  are known)

$T_J = T_B + \Psi_{JB} * P_{diss}$  (in order to estimate  $T_J$  if board temperature  $T_B$  and dissipated power  $P_{diss}$  are known)

$T_J = T_T + \Psi_{JT} * P_{diss}$  (in order to estimate  $T_J$  if top case temperature  $T_T$  and dissipated power  $P_{diss}$  are known)

**Table 5. Digital logic levels**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
Vil	Low level input voltage	-	-	-	0.2*Vdd	V
Vih	High level input voltage	-	0.8*Vdd	-	-	V
Vhyst	Schmitt trigger hysteresis	-	0.8	-	-	V
Vol	Low level output voltage	-	-	-	0.4	V
Voh	High level output voltage	-	0.85*Vdd	-	-	V

## 5 Test conditions

Unless otherwise specified the following test conditions are applied:

- V<sub>supply digital</sub> = 3.3 V
- V<sub>supply analog1</sub> = 3.3 V
- V<sub>supply analog2</sub> = 5 V
- F<sub>IF</sub> = 150 MHz
- MIX = 0111
- T ambient = 27 °C

Refer also to [Section 11: Application information](#).

## 6 Electrical characteristics

Note:  $V_{\text{supply digital}} = 3.3 \text{ V}$ ,  $V_{\text{supply analog1}} = 3.3 \text{ V}$ ,  $V_{\text{supply analog2}} = 5 \text{ V}$ ,  $F_{RF} = 1700 \text{ MHz}$ ,  $F_{LO} = 1550 \text{ MHz}$ ,  $T_A = +25^\circ\text{C}$ , RF power = 0 dBm, unless otherwise specified.

**Table 6. Down converter mixer and IF amplifier electrical characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$F_{RF}$	RF Frequency	-	1425	-	1910	MHz
$F_{LO}$	LO Frequency	VCOA divided by 2	1500	-	1800	MHz
		VCOB divided by 2	1900	-	2200	MHz
$F_{IF}$	IF Center Frequency <sup>(2)</sup>	$F_{IF} = \text{ABS}(F_{LO}-F_{RF})$	70	-	400	MHz
CG	Power Conversion Gain	$R_{in} = 50 \text{ ohm}$ , $R_{out} = 200 \text{ ohm}$ $F_{RFin} = 0 \text{ dBm}$	7.5	8	8.5	dB
$CG_{\Delta T}$	Power Conversion Gain over Temperature <sup>(3)</sup>	$T = -40 \text{ to } +85^\circ\text{C}$	-	$\pm 0.6$	-	dB
$IP_{1\text{dB}}$	Input P1dB	High current Mode	-	13.5	-	dBm
		Low current Mode	-	8	-	
IIP3	Third-order input intercept point <sup>(4)</sup>	High current Mode	25	25.5	-	dBm
		Low current Mode	19	19.5	-	
IIP3 <sub>ΔT</sub>	IIP3 variation over temperature <sup>(3)</sup>	$T = -40 \text{ to } +85^\circ\text{C}$	-	$\pm 0.5$	-	dB
$nF_{RF}-nF_{LO}$	Spurious rejection at IF <sup>(3)</sup>	$2F_{RF}-2F_{LO}$ $F_{RFin} = -5 \text{ dBm}$ , $F_{IF} = 150 \text{ MHz}$	-	85	-	dBc
		$3F_{RF}-3F_{LO}$ $F_{RFin} = -5 \text{ dBm}$ , $F_{IF} = 150 \text{ MHz}$	-	76	-	dBc
NF <sub>SSB</sub>	Noise figure	High-current mode, MIX = 0011	-	10.5	11	dB
		Low-current mode, MIX = 0011	-	10.5	11	dB
-	LO to IF Leakage	1xLO	-	-35	-	dBm
		2xLO	-	-34	-	
-	LO to RF Leakage	-	-	-27	-	dBm
-	RF to IF Isolation	-	-	45	-	dB
RF <sub>RL</sub>	RF Return Loss	Matched to 50 ohm	-	20	-	dB
IF <sub>RL</sub>	IF Return Loss	Matched to 200 ohm	-	25	-	dB
-	Gain Flatness for TX observation path <sup>(5)</sup>	Maximum deviation from $F_c$ over $\pm 10 \text{ MHz}$ . For any $F_c$ within each TX observation path band.	-0.05	-	+0.05	dB
		Maximum deviation from $F_c$ over $\pm 30 \text{ MHz}$ . For any $F_c$ within each TX observation path band.	-0.10	-	+0.10	dB

**Table 6. Down converter mixer and IF amplifier electrical characteristics<sup>(1)</sup> (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
-	Phase Flatness for TX observation path <sup>(5)</sup>	Maximum deviation from linear phase at $F_c$ over $\pm 10$ MHz. For any $F_c$ within each TX observation path band.	-0.3	-	+0.3	deg
		Maximum deviation from linear phase at $F_c$ over $\pm 30$ MHz. For any $F_c$ within each TX observation path band.	-0.7	-	+0.7	deg
-	Gain Flatness for RX path <sup>(5)</sup>	Maximum ripple over a 4 MHz band. For any $F_c$ within each RX path band.	-	-	0.1	dB pk-pk
-	Phase Flatness for RX path <sup>(5)</sup>	Maximum ripple over a 4 MHz band. For any $F_c$ within each RX path band.	-	-	0.6	deg pk-pk
ICC <sub>MIX</sub>	Mixer Driver Current Consumption	3.3 V Supply (pin 41, 42)	-	48	-	mA
		5 V Supply (pin 40)	-	50	-	mA
	Mixer Driver Current Consumption (Low Current Mode)	3.3 V Supply (pin 41, 42)	-	20	-	mA
		3.3 V Supply (pin 40)	-	35	-	mA
ICC <sub>IFAM</sub>	IFAMP Current Consumption	3.3 V Supply (pin 33)	-	10	-	mA
		5 V Supply (pin 31, 32)	-	107	-	mA
	IFAMP Current Consumption (Low Current Mode)	3.3 V Supply (pin 33)	-	6	-	mA
		3.3 V Supply (pin 31, 32)	-	55	-	mA

1. All linearity and NF performances are intended at maximum LO amplitude (LO\_A[1:0]=[11]), tuning capacitors (CAP[2:0]) programmed according to the selected frequency, mixer bias (MIX[3:0]) set to maximize performance and the device operated in high current mode. The performances of conversion gain, NF and linearity are intended at the SMA connectors of a typical application board.
2. The IF frequency range supported by the IF Amplifier is from 70 to 400 MHz. The exact IF frequency range supported for a specific RF frequency can be calculated as  $F_{IF} = ABS(F_{LO}-F_{RF})$  where  $F_{LO}$  is inside the specified LO frequency range.
3. Guaranteed by design and characterization
4. RFin = 0 dBm/tone, RF tone spacing = 5 MHz
5. Guaranteed by design

**Table 7. Pin diode attenuator driver (dual output current DAC) electrical characteristics**

Symbol	Parameters	Conditions	Min	Typ	Max	Unit
R	Resolution	-	-	10	-	Bit
DNL	Differential non linearity	-	-0.05	-	0.05	LSB
INL	Integral non linearity	-	-0.45	-	0.45	LSB
I <sub>FS</sub>	Full Scale current <sup>(1)</sup>	-	0.28	-	2.8	mA
-	Current Mismatch	-	-	-	2	%
-	Output voltage compliance range	-	0	-	3	V
V <sub>REXT_DAC</sub>	Voltage Reference	-	-	1.19	-	V
R <sub>EXT_DAC</sub>	REXT DAC Range	-	10	-	100	kΩ
Icc <sub>static</sub>	Static current consumption (Iout = 0 mA; pin 1)	-	2.5	-	mA	

1. See relationship between IDAC and R<sub>EXT\_DAC</sub> in the Circuit Description section (Dual Output Current DAC)

**Table 8. Integer-N synthesizer electrical characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>VCO dividers</b>						
N	VCO Divider Ratio (N)	Prescaler 16/17	256	-	65551	-
		Prescaler 19/20	361	-	77836	-
<b>Reference clock and phase frequency detector</b>						
$F_{ref}$	Reference input frequency	-	10	19.2	200	MHz
-	Reference input sensitivity	-	0.35	1	1.5	Vpeak
R	Reference Divider Ratio	-	2	-	1023	
$F_{PFD}$	PFD input frequency	-	-	-	16	MHz
$F_{STEP}$	Frequency step <sup>(1)</sup>	Prescaler 16/17	$F_{LO}/65551$	-	$F_{LO}/256$	Hz
		Prescaler 19/20	$F_{LO}/77836$	-	$F_{LO}/361$	Hz
<b>Charge pump</b>						
$I_{CP}$	ICP sink/source <sup>(2)</sup>	3bit programmable	-	-	5	mA
$V_{OCP}$	Output voltage compliance range	-	0.4	-	$V_{dd}-0.3$	V
-	Spurious <sup>(3)</sup>	-	-	-70	-	dBc
<b>VCOs</b>						
$K_{VCOA}$	VCOA sensitivity	Higher frequency range	-	100	-	MHz/V
		Intermediate frequency range	-	85	-	MHz/V
		Lower frequency range	-	70	-	MHz/V
$K_{VCOB}$	VCOB sensitivity	Higher frequency range	-	85	-	MHz/V
		Intermediate frequency range	-	70	-	MHz/V
		Lower frequency range	-	60	-	MHz/V
$\Delta T_{LKA}$	VCOA maximum temperature variation for continuous lock <sup>(4)</sup>	CALTYPE [0]	-	-	125	°C
		CALTYPE [1]	-	-	125	°C
$\Delta T_{LKB}$	VCOB maximum temperature variation for continuous lock <sup>(4)</sup>	CALTYPE [0]	-	-	115	°C
		CALTYPE [1]	-	-	125	°C
-	VCO A Pushing	-	-	8	-	MHz/V
	VCO B Pushing	-	-	14	-	MHz/V
$V_{CTRL}$	VCO control voltage	-	0.4		$V_{dd}-0.3$	V
-	LO Harmonic Spurious	-	-		-20	dBc
$I_{VCO}$	VCO and VCO buffer current consumption	Amplitude [11] (pin 4)	-	35	-	mA
$I_{DIV2}$	DIVIDER by 2 consumption	(pin 3)	-	20	-	mA

**Table 8. Integer-N synthesizer electrical characteristics (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>2 x LO output buffer (test purpose only)</b>						
F <sub>OUT</sub>	Frequency range	-	3.0	-	4.4	GHz
P <sub>OUT</sub>	Output level	-	-	0	-	dBm
RL	Return Loss	Matched to 50ohm	-	10	-	dB
I <sub>2LOBUF</sub>	Current Consumption	(pin 15, 16, 17)	-	28	-	mA
<b>LO output buffer</b>						
F <sub>OUT</sub>	Frequency range	-	1.5	-	2.2	GHz
P <sub>OUT</sub>	Output level	-	-	3	-	dBm
RL	Return Loss	Matched to 50ohm	-	12	-	dB
I <sub>LOBUF</sub>	Current Consumption	(pin 15, 16, 17)	-	28	-	mA
<b>External VCO (LO) buffer</b>						
f <sub>INVCO</sub>	Frequency range	-	1.5	-	2.2	GHz
P <sub>IN</sub>	Input level	-	-	0	-	dBm
I <sub>EXTBUF</sub>	Current Consumption	External VCO Buffer (pin 4)	-	25	-	mA
<b>PLL miscellaneous</b>						
I <sub>PLL</sub>	PLL Current Consumption	Input Buffer, Prescaler, Digital Dividers, misc. (pin 24)	-	8	-	mA
I <sub>PRE</sub>	Prescaler input buffer Current Consumption	(pin 12)	-	3	-	mA
I <sub>CP</sub>	Charge Pump Current Consumption	CPSEL=[111], REXT_CP = 4.7 kΩ (pin 21)	-	4	-	mA
t <sub>LOCK</sub>	Lock up time <sup>(5)</sup>	25 kHz PLL bandwidth; within 1ppm of frequency error	-	150	-	μs

1. The frequency step is related to the PFD input frequency as follows:  $F_{STEP}=F_{PFD}/2$ )
2. See relationship between ICP and R<sub>EXT\_CP</sub> in the Circuit Description section (Charge Pump)
3. The level of spurs may change depending on PFD frequency, Charge Pump current, selected channel and PLL loop BW.
4. When setting a specified output frequency, the VCO calibration procedure must be run first in order to select the best sub-range for the VCO covering the desired frequency. Once programmed at the initial temperature T<sub>0</sub> inside the operating temperature range (-40 °C to +85 °C), the synthesizer is able to maintain the lock status if the temperature drift (in either direction) is within the limit specified by ΔT<sub>LK</sub>; provided that the final temperature T<sub>1</sub> is still inside the nominal range.
5. Frequency jump form 1900 to 2050 MHz; it includes the time required by the VCO calibration procedure (7 x F<sub>PFD</sub> cycles =17.5 μs with F<sub>PFD</sub> =400 kHz))

**Table 9. Phase noise performance<sup>(1)</sup>**

Parameters	Conditions	Min.	Typ.	Max.	Unit
<b>In band phase noise floor, closed loop<sup>(2)</sup></b>					
Normalized In Band Phase Noise Floor (LO)	$I_{CP}=4 \text{ mA}$ , PLL BW = 50 kHz (including reference clock contribution)	-	-230	-	dBc/Hz
In Band Phase Noise Floor (LO)			-230+20log(N)+10log( $F_{PFD}$ )		dBc/Hz
<b>PLL integrated phase noise</b>					
Integrated Phase Noise (single sided) 100 Hz to 40 MHz	$F_{LO}=2.050 \text{ GHz}$ , $F_{STEP}=200 \text{ kHz}$ , $I_{CP}=3 \text{ mA}$ , PLL BW = 25 kHz	-	-45.3	-	dBc
		-	0.44	-	° rms
<b>LOA (1500 MHz to 1800 MHz) – open loop</b>					
Phase Noise @ 1 kHz	-	-	-69	-	dBc/Hz
Phase Noise @ 10 kHz	-	-	-96	-	dBc/Hz
Phase Noise @ 100 kHz	-	-	-118	-	dBc/Hz
Phase Noise @ 1 MHz	-	-	-139	-	dBc/Hz
Phase Noise @ 10 MHz	-	-	-153	-	dBc/Hz
Phase Noise Floor @ 40 MHz	-	-	-156	-	dBc/Hz
<b>LOB (1900 MHz to 2200 MHz) – open loop</b>					
Phase Noise @ 1 kHz	-	-	-64	-	dBc/Hz
Phase Noise @ 10 kHz	-	-	-91	-	dBc/Hz
Phase Noise @ 100 kHz	-	-	-115	-	dBc/Hz
Phase Noise @ 1 MHz	-	-	-136	-	dBc/Hz
Phase Noise @ 10 MHz	-	-	-152	-	dBc/Hz
Phase Noise Floor @ 40 MHz	-	-	-156	-	dBc/Hz

1. Phase Noise SSB. VCO amplitude set to maximum value [11]. All the closed-loop performances are specified using a Reference Clock signal at 76.8 MHz with phase noise of -144 dBc/Hz @ 1 kHz offset, -157 dBc/Hz @ 10 kHz offset and -168 dBc/Hz of noise floor.
2. Normalized PN = Measured LO PN – 20log(N) – 10log( $F_{PFD}$ ) where N is the VCO divider ratio ( $N=B*P+A$ ) and  $F_{PFD}$  is the comparison frequency at the PFD input

## 7 Typical performance characteristics

Note:  $V_{\text{supply digital}} = 3.3 \text{ V}$ ,  $V_{\text{supply analog1}} = 3.3 \text{ V}$ ,  $V_{\text{supply analog2}} = 5 \text{ V}$ ,  $F_{IF} = 150 \text{ MHz}$ ,  $T_A = +25^\circ\text{C}$ , RF power = 0 dBm, unless otherwise specified.

Figure 3. Conversion gain against RF frequency




Figure 4. Noise figure against RF frequency




Figure 5. IIP3 against RF frequency







Figure 6. 2RF-2LO response against RF frequency



**Figure 7. LOA (VCOA div. by 2) closed-loop phase noise at 1.65 GHz  
( $F_{STEP} = 200$  kHz,  $I_{CP} = 3$  mA)**



**Figure 8. LOB (VCOB div. by 2) closed-loop phase noise at 2.05 GHz  
( $F_{STEP} = 200$  kHz,  $I_{CP} = 3$  mA)**



## 8 General description

The STW82102B (see [Figure 1: STW82102B block diagram on page 7](#)) consists of a high linearity passive CMOS mixer with integrated RF balun, an IF amplifier, a 10-bit current steering DAC with dual output, and an integrated integer-N synthesizer.

The synthesizer embeds 2 internal low-noise VCOs with buffer blocks, a divider by 2, a low noise PFD (Phase Frequency Detector), a precise charge pump, a 10-bit programmable reference divider, two programmable counters and a dual-modulus prescaler. The A-counter (5 bits) and B counter (12 bits) counters, in conjunction with the dual modulus prescaler P/P+1 (16/17 or 19/20), implement an N integer divider, where  $N = B \cdot P + A$ .

The device is controlled through a digital interface ([I<sub>2</sub>C bus interface](#) or [SPI digital interface](#)).


All internal devices operate with a power supply of 3.3 V except for the IF Amplifier output stage and the mixer driver stage operating at 5 V power supply in order to maximize the linearity performance. If the application requires a reduced linearity and noise figure performance the device is programmed in a low-current mode by using the minimum LO amplitude and the minimum biasing current in the IF amplifier. In low-current mode operation the device can use only the 3.3 V power supply thus dissipating less power.

### 8.1 Circuit description

#### 8.1.1 Reference input stage

The reference input stage is shown in [Figure 9](#). The resistor network feeds a DC bias at the  $F_{ref}$  input while the inverter used as the frequency reference buffer is AC coupled.

**Figure 9. Reference frequency input buffer**



### 8.1.2 Reference divider

The 10-bit programmable reference counter allows the input reference frequency to be divided to produce the input clock to the PFD. The division ratio is programmed through the digital interface.

### 8.1.3 Prescaler

The dual-modulus prescaler P/P+1 takes the CML clock from the VCO buffer and divides it down to a manageable frequency for the CMOS A and B counters. The modulus (P) is programmable and can be set to 16 or 19. It is based on a synchronous 4/5 core which division ratio depends on the state of the modulus input.

### 8.1.4 A and B counters

The A (5 bits) and B (12 bits) counters, in conjunction with the selected dual modulus (16/17 or 19/20) prescaler make it possible to generate output frequencies which are spaced only by the reference frequency divided by the reference division ratio. Thus, the division ratio and the VCO output frequency are given by the following formulae:

$$N = B \times P + A$$

$$F_{VCO} = \frac{(B \times P + A) \times F_{ref}}{R}$$

where:

$F_{VCO}$ : VCO output frequency.

P: modulus of dual modulus prescaler (16 or 19 selected through the digital interface).

B: division ratio of the main counter.

A: division ratio of the swallow counter.


$F_{ref}$ : input reference frequency.

R: division ratio of the reference counter.

N: division ratio of the PLL

The following points should be noted:

- For the VCO divider to work correctly, B **must** be higher than A.
- A can take any value from 0 to 31.
- Two PLL division ratio (N) ranges are possible, depending on the value of P:
  - 256 to 65551 (when P=16)
  - 361 to 77836 (when P=19).

**Figure 10.** VCO divider diagram

### 8.1.5 Phase frequency detector (PFD)

The PFD takes inputs from the reference and the VCO dividers and produces an output proportional to the phase error. The PFD includes a delay gate that controls the width of the anti-backlash pulse. This pulse ensures that there is no dead zone in the PFD transfer function.

*Figure 11* is a simplified schematic of the PFD.

**Figure 11.** PFD diagram