



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Dual mode Qi/PMA wireless power receiver

Datasheet - production data



### Features

- 1 W to 12 W output power
- Qi 1.1 and PMA wireless standard communication protocols
- Integrated high efficiency synchronous rectifier
- 800 kHz programmable step-down converter with input current and input voltage regulation loops
- Step-down converter efficiency up to 90%
- Simplified Li-Ion/Polymer charger function
- 32-bit, 16 MHz embedded microcontroller with 16 kB ROM and 2 kB RAM memory
- 2 kB NVM for customization
- Integrated driver for external supply switch
- Precise voltage and current measurements for received power calculation
- I<sup>2</sup>C interface
- Configurable GPIO output
- Rx coil NTC protection
- Thermal protection
- Low power dissipative rectifier overvoltage clamp

- Flip Chip 77 bumps (3.12x4.73 mm)

### Applications

- Cellular phones
- Power banks
- Navigation systems
- Tablets
- Medical and healthcare instrumentation

### Description

The STWLC03 is an integrated wireless power receiver solution suitable for portable applications. The STWLC03 is able to operate with Qi 1.1 or PMA communication protocol. Thanks to the integrated low impedance synchronous rectifier and DC-DC step-down converter, the STWLC03 achieves high efficiency, low power dissipation and output power beyond 5 W. Digital control and precise analog control loops ensure stable operation. I<sup>2</sup>C interface allows many parameters to be customized in the device and this configuration can be stored in the embedded NVM.

The STWLC03 can deliver the output power in two modes: as a power supply with configured output voltage or as a simple CC/CV battery charger with configurable charging current.

The STWLC03 can detect an external (wired) power supply connection and drive an external power switch.

**Table 1: Device summary**

| Order code | Description | Package                           | Packing       |
|------------|-------------|-----------------------------------|---------------|
| STWLC03JR  | 12 W output | Flip Chip 77 bumps (3.12x4.73 mm) | Tape and reel |

## Contents

|           |   |           |
|-----------|---|-----------|
| <b>1</b>  | <b>Introduction .....</b>   | <b>6</b>  |
| <b>2</b>  | <b>Pin configuration .....</b>                                    | <b>7</b>  |
| <b>3</b>  | <b>Maximum ratings .....</b>                                      | <b>10</b> |
| <b>4</b>  | <b>Electrical characteristics .....</b>                           | <b>12</b> |
| <b>5</b>  | <b>Device description.....</b>                                    | <b>17</b> |
| 5.1       | Using the STWLC03 as a power supply.....                          | 17        |
| 5.2       | Using the STWLC03 as a battery charger.....                       | 17        |
| 5.3       | Wireless standard auto-detection.....                             | 18        |
| 5.4       | Qi operation and flow chart .....                                 | 19        |
| 5.4.1     | Received power calibration (FOD feature).....                     | 21        |
| 5.5       | PMA operation .....   | 21        |
| 5.6       | External power supply .....                                       | 22        |
| 5.7       | The device interface.....   | 24        |
| <b>6</b>  | <b>I<sup>2</sup>C register description .....</b>                  | <b>25</b> |
| 6.1       | ADC measured values .....   | 31        |
| 6.2       | Service registers .....   | 33        |
| <b>7</b>  | <b>Non-volatile memory .....</b>                                  | <b>35</b> |
| 7.1       | NVM sector maps.....  | 35        |
| <b>8</b>  | <b>Application information .....</b>                              | <b>45</b> |
| 8.1       | Application schematic and recommended external components.....    | 45        |
| 8.2       | External passive component selection .....                        | 49        |
| 8.2.1     | Input resonant circuit component selection (L1, C1, C2) .....     | 49        |
| 8.2.2     | Voltage clamp resistor selection (RCL1, RCL2).....                | 49        |
| 8.2.3     | Load modulation capacitors selection (CM1, CM2) .....             | 49        |
| 8.2.4     | Feedback resistor divider components selection (RFB1, RFB2) ..... | 49        |
| 8.2.5     | Rx NTC circuit component selection (RNTC, R1) .....               | 49        |
| 8.2.6     | Soft-start capacitor selection (C10) .....                        | 50        |
| 8.2.7     | External supply transistor selection .....                        | 50        |
| 8.3       | Reference PCB layout.....   | 51        |
| <b>9</b>  | <b>Package information .....</b>                                  | <b>53</b> |
| 9.1       | Flip Chip 77 bumps (3.12x4.73 mm) package information .....       | 53        |
| <b>10</b> | <b>Revision history .....</b>                                     | <b>55</b> |

## List of tables

|   |    |
|---|----|
| Table 1: Device summary .....   | 1  |
| Table 2: Pin description .....  | 7  |
| Table 3: Absolute maximum ratings .....   | 10 |
| Table 4: Thermal data .....   | 11 |
| Table 5: Electrical characteristics .....   | 12 |
| Table 6: Recommended VRECT and VRMIN values for various VOUT .....                                  | 17 |
| Table 7: EPT reasons in Qi .....  | 20 |
| Table 8: EOC reasons in PMA .....   | 22 |
| Table 9: User register map .....  | 25 |
| Table 10: Control register .....  | 25 |
| Table 11: Target rectified voltage register (register address 02h) .....                            | 26 |
| Table 12: Input voltage threshold for output power limitation register (register address 03h) ..... | 26 |
| Table 13: Input current limit register (register address 05h) .....                                 | 26 |
| Table 14: Overload threshold register (register address 06h) .....                                  | 26 |
| Table 15: Step-down output voltage register (register address 07h) .....                            | 27 |
| Table 16: Step-down converter feedback voltages .....   | 27 |
| Table 17: Buck current limit register .....   | 27 |
| Table 18: Chip overtemperature threshold register (register address 09h) .....                      | 27 |
| Table 19: Interrupt mask L register (register address 0Ah) .....                                    | 27 |
| Table 20: Interrupt mask H register (register address 0Bh) .....                                    | 28 |
| Table 21: Interrupt status L register (register address 0Ch) .....                                  | 28 |
| Table 22: Interrupt status H register .....   | 29 |
| Table 23: Interrupt latch L register .....  | 29 |
| Table 24: Interrupt latch H register .....  | 29 |
| Table 25: Operation mode detection status register .....  | 30 |
| Table 26: Operation mode detection control register (register address 11h) .....                    | 30 |
| Table 27: Qi charge status register (register address 12h) .....                                    | 31 |
| Table 28: Charger status register (register address 13h) .....                                      | 31 |
| Table 29: Charger control register .....  | 31 |
| Table 30: ADC measured value register map .....   | 31 |
| Table 31: Rectified voltage (VRECT) .....   | 32 |
| Table 32: Rectified output current (IRECT) .....  | 32 |
| Table 33: RX coil NTC voltage .....   | 32 |
| Table 34: VOUT voltage .....  | 32 |
| Table 35: VDROP voltage .....   | 33 |
| Table 36: Chip temperature .....  | 33 |
| Table 37: Ground voltage .....  | 33 |
| Table 38: RX_POWER .....  | 33 |
| Table 39: Service register map .....  | 34 |
| Table 40: NVM control .....   | 34 |
| Table 41: I2C registers corresponding to bytes in NVM sector .....                                  | 34 |
| Table 42: Non-volatile memory sector map .....  | 35 |
| Table 43: Map of NVM sector 04 .....  | 35 |
| Table 44: Byte 0 .....  | 36 |
| Table 45: Byte 1 .....  | 36 |
| Table 46: Byte 2 .....  | 36 |
| Table 47: Byte 3 .....  | 36 |
| Table 48: Byte 4 .....  | 37 |
| Table 49: Map of NVM sector 05 .....  | 37 |
| Table 50: Map of NVM sector 07 .....  | 38 |
| Table 51: Map of NVM sector 08 .....  | 39 |
| Table 52: Map of NVM sector 10 .....  | 40 |
| Table 53: Map of NVM sector 13 .....  | 41 |

|   |    |
|---|----|
| Table 54: Byte 0 Qi_EPT_threshold [7:0] .....                             | 41 |
| Table 55: Byte 1, Qi_EPT_Time [7:0] .....                                 | 41 |
| Table 56: Byte 2, Qi charger enable .....                                 | 42 |
| Table 57: Qi target voltage .....   | 42 |
| Table 58: Byte 3, Q1_Precharge_Battery_overvoltage .....                  | 42 |
| Table 59: Byte 4, Q1_Precharge and Fastcharge .....                       | 42 |
| Table 60: Byte 8, PMA_EOC_threshold [7:0] .....                           | 43 |
| Table 61: Byte 9, PMA_EOC_Time [7:0] .....                                | 43 |
| Table 62: Byte 10, PMA_Target_Voltage [2:0] .....                         | 43 |
| Table 63: PMA target voltage vs charging voltage .....                    | 44 |
| Table 64: Byte 11 .....   | 44 |
| Table 65: Byte 12 .....   | 44 |
| Table 66: STWLC03 recommended external components.....                    | 46 |
| Table 67: Flip Chip 77 bumps (3.12x4.73 mm) package mechanical data ..... | 54 |
| Table 68: Document revision history .....                                 | 55 |


## List of figures

|  |    |
|--|----|
| Figure 1: Simplified block diagram.....  | 6  |
| Figure 2: Pin configuration Flip Chip 77 bumps (3.12x4.73 mm) .....            | 7  |
| Figure 3: Typical step-down converter efficiency .....                         | 17 |
| Figure 4: Typical charging profile.....  | 18 |
| Figure 5: Wireless standard detection flowchart.....                           | 19 |
| Figure 6: Qi simplified flow diagram.....                                      | 20 |
| Figure 7: PMA simplified flow diagram .....                                    | 21 |
| Figure 8: External power supply situation.....                                 | 23 |
| Figure 9: External power supply situation 1.....                               | 23 |
| Figure 10: STWLC03 application schematic .....                                 | 45 |
| Figure 11: STWLC03 charger configuration .....                                 | 46 |
| Figure 12: VIO and digital interface in standalone application schematic ..... | 48 |
| Figure 13: VIO and digital interface in platform application schematic.....    | 48 |
| Figure 14: Top overlay .....   | 51 |
| Figure 15: Top layer.....  | 51 |
| Figure 16: Mid layer 1 .....   | 51 |
| Figure 17: Mid layer 2 .....   | 51 |
| Figure 18: Bottom layer.....   | 52 |
| Figure 19: Flip Chip 77 bumps (3.12x4.73 mm) package outline .....             | 53 |
| Figure 20: Flip Chip 77 bumps (3.12x4.73 mm) recommended footprint .....       | 54 |

## 1 Introduction

The STWLC03 is a dual mode Qi/PMA wireless power receiver. It works as a voltage source with regulated output voltage, typically 5 V. It can be reconfigured into a simple battery charger mode (CC/CV) to charge directly Li-Ion or Li-Po batteries. The STWLC03 can operate autonomously or can be controlled through I<sup>2</sup>C by the host system.

Figure 1: Simplified block diagram



## 2 Pin configuration

Figure 2: Pin configuration Flip Chip 77 bumps (3.12x4.73 mm)




Table 2: Pin description

| Pin name | Pin position | Description   |
|----------|--------------|---|
| AC1      | F6, F7, G7   | RX coil circuit terminal connection   |
| AC2      | E9, E10, E11 | RX coil circuit terminal connection   |
| MOD1     | G6           | Load modulation capacitor 1 connection  |
| MOD2     | F11          | Load modulation capacitor 2 connection  |
| CLMP1    | G5           | Clamping capacitor/resistor 1 connection  |
| CLMP2    | F9           | Clamping capacitor/resistor 2 connection  |
| RMOD     | E7           | Modulation current sink connection, internally connected to VRECT                                   |
| RMOD1    | G11          | Load modulation external resistor connection.<br>RM resistor is not necessary for most applications |
| VRECT    | F10, G10     | Synchronous rectifier output  |
| BOOT1    | G8           | Bootstrap capacitor connection for the rectifier  |
| BOOT2    | E8           | Bootstrap capacitor connection for the rectifier  |
| BOOT     | G9           | Bootstrap capacitor connection for the step-down converter  |
| CLAMP    | F8           | Low power clamp connection  |
| VSUP     | A8, B8, B7   | Power supply input for the step-down converter  |
| VSUPS    | A7, C6       | Sensing terminal of the external current sensing resistor   |

## Pin configuration

STWLC03

| Pin name | Pin position     | Description  |
|----------|------------------|--|
| RESL     | A6               | Sensing terminal of the external current sensing resistor  |
| VOUT     | D5               | Step-down output voltage   |
| VFB      | A5               | Step-down feedback input   |
| FBGND    | B6               | Ground connection of the resistor feedback divider for step-down converter   |
| LX       | A11, B11, B10    | Step-down converter coil connection  |
| NTCRX    | A3               | Comparator input for RX coil temperature sensing   |
|          |                  | NTC thermistor has to be placed close to RX coil   |
| VA       | A4               | LDO1 output to filtering capacitor. ADC supply and sensitive analog circuitries are connected to this LDO; any external circuit cannot be connected to this node |
| VCORE    | F2               | LDO2 output to filtering capacitor. The microcontroller core and logic supply. VCORE voltage can be used as a reference voltage for the RX coil NTC divider      |
| V5V      | A9, B9           | LDO3 output to filtering capacitor   |
| VIO      | G1               | VIO power supply for the digital interface. It can be connected to VCORE or provided externally  |
| SCL      | D1               | I <sup>2</sup> C clock input   |
| SDA      | D4               | I <sup>2</sup> C data  |
| GPIO0    | D6               | General purpose push-pull I/O pin. This function depends on firmware configuration   |
| GPIO1    | E5               | General purpose push-pull I/O pin. This function depends on firmware configuration   |
| GPIO2    | E4               | General purpose push-pull I/O pin. This function depends on firmware configuration   |
| GPIO3    | E1               | Open drain output pin only. This function depends on firmware configuration  |
| RESET    | D2               | Chip reset input, active low   |
| INT      | C3               | Open drain interrupt output to the host platform   |
| RPGND    | D8, D9, D10, D11 | Rectifier power ground   |
| BPGND    | C8, C9, C10, C11 | Step-down converter power ground   |
| GND      | G2, F3           | Digital ground   |
| AGND     | B4, C4, B5, C5   | Analog ground  |
| VEXT     | A10              | Detection of the external power supply voltage – adapter/USB voltage. 30 V spike tolerant  |
| SWDRV    | D7               | External P-channel switch control for connecting adapter/USB voltage to VOUT   |
| USBOK    | C2               | Digital input for the USBOK signal from platforms  |
| COMP     | C7               | Step-down converter soft-start capacitor connection  |
| GND      | G4, F4           | Reserved. Connect to ground  |
| VCORE    | A1               | Reserved. Connect to VCORE   |

| Pin name | Pin position   | Description                 |
|----------|----------------|-----------------------------|
| N/C      | G3             | Reserved. Do not connect    |
| GND      | B1, E2, E6, F1 | Reserved. Connect to ground |
| N/C      | B2, B3, D3, E3 | Reserved. Do not connect    |
| GND      | C1             | Reserved. Connect to ground |
| N/C      | A2, F5         | Reserved. Do not connect    |

### 3 Maximum ratings

Table 3: Absolute maximum ratings

| Pin                            | Parameter   | Value                          | Unit |
|--------------------------------|---|--------------------------------|------|
| AC1, AC2                       | Input AC voltage  | -0.3 to 20                     | V    |
| MOD1, MOD2                     | Modulation transistor voltage   | -0.3 to 20                     | V    |
| CLMP1, CLMP2                   | Clamp transistor voltage  | -0.3 to 20                     | V    |
| BOOT1, BOOT2                   | Voltage on bootstraps   | AC1, AC2 -0.3;<br>AC1, AC2 + 6 | V    |
| BOOT                           | Voltage on bootstrap  | VRECT-0.3;<br>VRECT + 6        | V    |
| VRECT                          | Rectified voltage   | -0.3 to 20                     | V    |
| VRESL, VSUPS                   | Current sensing resistor connection voltage   | -0.3 to 20                     | V    |
| VRESL-VSUPS                    | Voltage on the current sensing resistor   | -0.3 to 2                      | V    |
| VSUP                           | Input voltage of the buck converter   | -0.3 to 20                     | V    |
| LX                             | Buck converter switching node voltage   | -0.3 to 20                     | V    |
| RMOD, RMOD1                    | Resistive modulation current source and<br>transistor voltage                           | -0.3 to 20                     | V    |
| FBGND                          | Internal feedback transistor VDS voltage  | -0.3 to 20                     | V    |
| VOUT                           | Output voltage range  | -0.3 to 20                     | V    |
| VFB                            | Buck converter feedback voltage   | -0.3 to 3                      | V    |
| VEXT, SWDRW                    | Detection pin for the external voltage and driver<br>output for the external transistor | -0.3 to 30                     | V    |
| NTCRX                          | RX coil NTC voltage   | -0.3 to 2.3                    | V    |
| VA, VCORE                      | LDO1,2 voltages   | -0.3 to 2.3                    | V    |
| V5V                            | LDO 3 voltage   | -0.3 to 6                      | V    |
| VIO                            | VIO voltage   | -0.3 to 6                      | V    |
| SCL, SDA, USBOK,<br>INT, RESET | Digital interface voltage   | -0.3 to VIO+0.3                | V    |
| GPIO0, GPIO1,<br>GPIO2, GPIO3  | General purpose I/O voltage   | -0.3 to VIO+0.3                | V    |
| T <sub>STG</sub>               | Storage temperature range   | -40 to 150                     | °C   |
| T <sub>OP</sub>                | Operating ambient temperature range   | -40 to +85                     | °C   |
| T <sub>J</sub>                 | Maximum junction temperature  | +125                           | °C   |
| ESD                            | Machine model   | ±100                           | V    |
|                                | Charged device model  | ±500                           | V    |
|                                | Human body model  | ±2000                          | V    |



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

**Table 4: Thermal data**

| Package                     | Symbol            | Parameter   | Value | Unit |
|-----------------------------|-------------------|---|-------|------|
| Flip Chip 77 (3.12x4.73 mm) | R <sub>THJA</sub> | Junction-to-ambient thermal resistance <sup>(1)</sup> | 35    | °C/W |

**Notes:**

<sup>(1)</sup>This parameter corresponds to the PCB board, 4-layer with 1 inch<sup>2</sup> of cooling area.

## 4 Electrical characteristics

$-30^{\circ}\text{C} < T_{\text{A}} < 85^{\circ}\text{C}$ ; typical values are at  $T_{\text{A}} = 25^{\circ}\text{C}$ , unless otherwise specified.

Table 5: Electrical characteristics

| Symbol                          | Parameter                                  | Test conditions   | Min. | Typ. | Max. | Unit          |
|---------------------------------|--|---|------|------|------|---------------|
| <b>General section</b>          |  |   |      |      |      |               |
| $V_{\text{IN}}$                 | AC input voltage                           | Peak-to-peak voltage between AC1- AC2 over the period                             |      |      | 32   | V             |
| $V_{\text{UVLO}}$               | Undervoltage lockout threshold             | $V_{\text{SUP}}$ rising   |      | 3.6  | 3.8  | V             |
|                                 |  | $V_{\text{SUP}}$ falling  | 3.3  | 3.5  |      |               |
| $\text{TIMEOUT}_{\text{RESET}}$ | Reset time-out for shutdown mode           |   |      | 1    |      | ms            |
| IQ                              | Current consumption in the shutdown mode   | RESET=0 (active low) duration>1 ms, measured at VEXT                              |      | 10   |      | $\mu\text{A}$ |
|                                 |  | RESET=0 (active low) duration>1 ms, measured at VRECT                             |      | 2    | 4    | mA            |
| $I_{\text{RESET}}$              | Current consumption in the RESET condition | RESET=0 (active low), duration<1 ms, GPIO 0 floating                              |      | 5    |      | mA            |
| $I_{\text{CC}}$                 | Current consumption of the device          | RESET=1 (inactive), GPIO 0 floating   |      | 7    |      | mA            |
| <b>LDO 1</b>                    |  |   |      |      |      |               |
| $V_A$                           | LDO 1 output voltage                       | $I_A = 5 \text{ mA}$  |      | 1.8  |      | V             |
| $I_{\text{ILIM}}$               | Load current limit                         |   |      | 50   |      | mA            |
| <b>LDO 2</b>                    |  |   |      |      |      |               |
| $V_{\text{CORE}}$               | LDO 2 output voltage                       | $V_{\text{SUP}} = 3.6 \text{ V to } 11 \text{ V}, I_{\text{CORE}} = 5 \text{ mA}$ |      | 1.8  |      | V             |
| $I_{\text{DDLIM}}$              | Load current limit                         |   |      | 40   |      | mA            |
| <b>LDO 3</b>                    |  |   |      |      |      |               |
| $V_{\text{5V}}$                 | LDO 3 output voltage                       | $I_{\text{V5V}} = 20 \text{ mA}, V_R = 5.5 \text{ V}$                             |      | 5    |      | V             |
| $I_{\text{ILIM}}$               | Load current limit                         |   |      | 30   |      | mA            |
| <b>Synchronous rectifier</b>    |  |   |      |      |      |               |

| Symbol                      | Parameter   | Test conditions   | Min. | Typ.  | Max. | Unit             |
|-----------------------------|---|---|------|-------|------|------------------|
| $R_{DS(on)}$                | Drain-source NMOS on-resistance low-side          | $I_{RECT} = 1.4 \text{ A}$ ,<br>$V_{RECT} = 8 \text{ V}$  |      | 90    |      | $\text{m}\Omega$ |
|                             | Drain-source NMOS on-resistance high-side         |   |      | 70    |      |                  |
| Efficiency                  | Rectifier efficiency                              | $I_{RECT} = 0.8 \text{ A}$ ,<br>$V_{RECT} = 7 \text{ V}$ ,<br>$f_{Rectifier} = 130 \text{ kHz}$ |      | 91    |      | %                |
| IRACTIVE                    | Active mode rectifier threshold, voltage @ $R_s$  | $V_{RECT} = 10 \text{ V}$ ,<br>rising edge  |      | 8.75  |      | $\text{mV}$      |
|                             |   | $V_{RECT} = 10 \text{ V}$ ,<br>falling edge   |      | 3.25  |      |                  |
| $f_{RECTIFIER}$             | Rectifier frequency range                         |   | 50   |       | 500  | $\text{kHz}$     |
| $V_{CLAMP}$                 | Clamp of the rectified voltage                    | $I_{CLAMP} = 1 \text{ mA}$  |      | 17.4  |      | $\text{V}$       |
| <b>Active clamp drivers</b> |   |   |      |       |      |                  |
| $R_{DS(on)CLMP1,2}$         | Active clamp MOS $R_{DS(on)}$                     | $V_{SUP} = 5 \text{ V}$   |      | 1     |      | $\Omega$         |
| $V_{OVP}$                   | $V_{RECT}$ voltage threshold of active clamp      |   | 15.4 | 15.9  | 16.4 | $\text{V}$       |
| $V_{OVP\ hyst}$             | $V_{RECT}$ voltage active clamp hysteresis        |   |      | 600   |      | $\text{mV}$      |
| <b>Load modulation</b>      |   |   |      |       |      |                  |
| $R_{DS(on)MOD1,2}$          | Load modulation MOS $R_{DS(on)}$                  | $V_{SUP} = 5 \text{ V}$   |      | 1     |      | $\Omega$         |
| $I_{MOD}$                   | $R_{MOD}$ pin sink current range                  | $V_{SUP} = 5 \text{ V}$   | 15   |       | 410  | $\text{mA}$      |
|                             | Modulation current tolerance                      | $V_{SUP} = 5 \text{ to } 12 \text{ V}$ ,<br>$I_{MOD} = 80 \text{ mA}$                           |      | 10    |      | %                |
| $I_{MAXMOD1}$               |   | $V_{SUP} = 5 \text{ V}$ ,<br>$R_M = 2 \Omega$   |      | 2     |      | $\text{A}$       |
| <b>Protections</b>          |   |   |      |       |      |                  |
| $VLD_{MAX.}$                | Overcurrent protection threshold, voltage @ $R_s$ | $VLD_{MAX} = 0\text{Fh}$  |      | 1.7   |      | $\text{V}$       |
|                             | $VLD_{MAX} = 04\text{h}$                          |   |      | 0.875 |      |                  |
| TOL_VLD <sub>MAX</sub>      | Tolerance of the $VLD_{MAX}$                      | $VLD_{MAX} = 0\text{Fh}$  | -5   |       | +5   | %                |
|                             | $VLD_{MAX} = 04\text{h}$                          |   | -10  |       | +10  |                  |

## Electrical characteristics

STWLC03

| Symbol                              | Parameter                             | Test conditions  | Min. | Typ. | Max. | Unit |
|-------------------------------------|---------------------------------------|--|------|------|------|------|
| V <sub>NTCTRIG</sub>                | NTC trigger voltage for RX            |  |      | 0.6  |      | V    |
| TOL_V <sub>NTCTRIG</sub>            | NTC trigger voltage tolerance         |  |      | 3    |      | %    |
| Hyst_V <sub>NTCTRIG</sub>           | NTC trigger voltage hysteresis        |  |      | 100  |      | mV   |
| t <sub>SHDN</sub>                   | Thermal shutdown                      |  |      | 150  |      | °C   |
| t <sub>SHDNHYST</sub>               | Thermal shutdown hysteresis           |  |      | 20   |      | °C   |
| <b>Current-to-voltage converter</b> |                                       |  |      |      |      |      |
| EOC_CURRENT                         | End-of-charge current threshold       | R <sub>S</sub> = 0.05 Ω 1%, V <sub>SUP</sub> = 5 to 15 V                       | 0    |      | 400  | mA   |
| TOL <sub>EOC_CURRENT</sub>          | Tolerance of the EOC threshold        | R <sub>S</sub> = 0.05 Ω 1%, V <sub>SUP</sub> = 5 to 15 V, EOC_CURRENT = 50 mA  |      | 20   |      | %    |
|                                     |                                       | R <sub>S</sub> = 0.05 Ω 1%, V <sub>SUP</sub> = 5 to 15 V, EOC_CURRENT = 200 mA |      | 10   |      | %    |
| <b>Step-down converter</b>          |                                       |  |      |      |      |      |
| V <sub>VOUT</sub>                   | Output voltage range                  |  | 3    |      | 7    | V    |
| Tolvout                             | VOUT tolerance                        | VOUTreg = 011, VOUT = 4.2 V  |      | 0.5  |      | %    |
| OVP <sub>VOUT</sub>                 | Overvoltage protection threshold      |  |      | 8.5  |      | V    |
| I <sub>VOUT + I<sub>FB</sub></sub>  | Output leakage current                | Step-down is off, VOUT = 5 V,  |      |      | 1    | μA   |
| I <sub>FB</sub>                     | Feedback pin bias current             |  |      |      | 500  | nA   |
| I <sub>LIM</sub>                    | Coil current limit                    |  | 250  |      | 4000 | mA   |
|                                     | Coil current limit accuracy           | CURRLIM reg = 1111   |      | 10   |      | %    |
| I <sub>OVERCURR</sub>               | Overcurrent/short-circuit protection  | V <sub>SUP</sub> = 5 to 12 V   |      | 4500 |      | mA   |
| DIV <sub>VOUT</sub>                 | Output voltage internal divider ratio |  |      | 6    |      | nA   |
| f <sub>sw</sub>                     | Switching frequency                   |  |      | 0.8  |      | MHz  |
| V <sub>SUP</sub>                    | Input voltage range                   | I <sub>OUT</sub> = 2 A   | 5.5  |      | 12   | V    |

| Symbol  | Parameter   | Test conditions   | Min. | Typ.  | Max. | Unit |
|---|---|---|------|-------|------|------|
| N-R <sub>DS(on)SW</sub>                             | NMOS R <sub>DS(on)</sub> high-side                              | Back-to-back connected transistors                                      |      | 130   |      | mΩ   |
| N-R <sub>DS(on)SW</sub>                             | NMOS R <sub>DS(on)</sub> low-side                               |   |      | 60    |      | mΩ   |
| Efficiency  | Step-down efficiency  | POUT = 5 W  |      | 89    |      | %    |
|   |   | POUT = 12 W   |      | 80    |      |      |
| R <sub>FBGND</sub>                                  | V <sub>OUT</sub> feedback divider grounding switch resistance   | I <sub>FBGND</sub> = 500 μA   |      |       | 40   | Ω    |
| t <sub>START</sub>                                  | Buck converter soft-start time                                  | C <sub>10</sub> = 1 μF,<br>P <sub>LOAD</sub> = 0 to 12 W                |      | 1     |      | s    |
| <b>Input voltage loop for output power limiting</b> |   |   |      |       |      |      |
| VRMIN   | Minimum rectified voltage threshold for output power limitation | VRMIN = 00h   |      | 5     |      | V    |
|   |   | VRMIN = 0Ah   |      | 7     |      |      |
| TOL <sub>VRMIN</sub>                                | VRMIN threshold tolerance                                       |   |      | 5     |      | %    |
| <b>Input current limitation loop</b>                |   |   |      |       |      |      |
| IRREG   | Input current limitation threshold, voltage @ R <sub>s</sub>    | IRREG = F6h   |      | 82.5  |      | mV   |
|   |   | IRREG = 32h   |      | 17.55 |      |      |
| TOL <sub>IRREG</sub>                                | IRREG threshold tolerance                                       | IRREG = F6h   |      | 5     |      | %    |
|   |   | IRREG = 32h   |      | 10    |      |      |
| <b>External voltage switch driver</b>               |   |   |      |       |      |      |
| V <sub>EXTUVLO</sub>                                | External supply undervoltage threshold                          |   | 4.2  | 4.4   | 4.6  | V    |
| V <sub>EXTOVP</sub>                                 | External supply overvoltage threshold                           |   | 5.25 | 5.55  | 5.9  | V    |
| I <sub>EXTCONS</sub>                                | Input consumption current                                       | V <sub>EXT</sub> = 5 V, V <sub>RECT</sub> = 0 V, RESET = 1 (active low) |      | 8     |      | mA   |
| V <sub>SWDRV</sub>                                  | Switch driver voltage drop                                      | V <sub>EXT</sub> = 5 V, SWDRV low                                       |      | 200   |      | mV   |
| <b>GPIO pins</b>                                    |   |   |      |       |      |      |
| I <sub>OUT</sub> <sub>GPIO0/1/2</sub>               | GPIO pin current capability                                     | GPIO0/1/2 high, V <sub>IO</sub> = 1.8 V, V <sub>GPIO0/1/2</sub> = 1.4 V | 3    |       |      | mA   |

## Electrical characteristics

STWLC03

| Symbol                 | Parameter                                  | Test conditions  | Min.                | Typ. | Max.                | Unit |
|------------------------|--|--|---------------------|------|---------------------|------|
| $V_{GPIO0/1/2/3}$      | GPIO pin drop                              | $V_{IO} = 1.8 \text{ V}$ ,<br>$I_{GPIO0/1/2} = 3 \text{ mA}$                   |                     | 360  |                     | mV   |
| $V_{IL}$               | Low level input voltage                    |  |                     |      | $0.3 \times V_{IO}$ | V    |
| $V_{IH}$               | High level input voltage                   |  | $0.7 \times V_{IO}$ |      |                     | V    |
| <b>Microcontroller</b> |  |  |                     |      |                     |      |
| Architecture           |  |  |                     | 32   |                     | bit  |
| NVM                    | Memory size for customization              |  |                     | 2    |                     | kbit |
| <b>Clock generator</b> |  |  |                     |      |                     |      |
| $f_{osc}$              | Clock generator frequency                  | $V_{SUP} = 4.5 \text{ to } 15 \text{ V}$                                       |                     | 16   |                     | MHz  |
| $TOL_{Fosc}$           | Tolerance of the clock generator frequency | $T_{AMB} = 0 \text{ }^{\circ}\text{C} \text{ to } 85 \text{ }^{\circ}\text{C}$ | -4                  |      | +4                  | %    |

## 5 Device description

### 5.1 Using the STWLC03 as a power supply

The STWLC03 is configured as a power supply with 5 V output voltage by default. Output voltage can be adjusted in 8 steps in runtime through I<sup>2</sup>C or as a new default start-up configuration in NVM. Output voltage can be also slightly fixed in the range among the software steps, by tuning the resistor feedback divider.

When the output voltage changes, the related parameters have to be taken into account: rectified voltage V<sub>RECT</sub> and input voltage threshold for output limitation V<sub>RMIN</sub>. The table below shows the recommended values.


**Table 6: Recommended VRECT and VRMIN values for various VOUT**

| Parameter | Min.  | Typ.  | Max.  |
|-----------|-------|-------|-------|
| VOUT      | 5 V   | 6 V   | 7 V   |
| VRECT     | 7 V   | 8 V   | 9 V   |
| VRMIN     | 5.6 V | 5.6 V | 5.6 V |

Input current limit and overload threshold should be fixed according to maximum expected peak load in the application.

The STWLC03 monitors continuously the rectifier current. If the current drops below the defined threshold for the defined time, the power transfer is over. This configuration is stored in NVM, values Qi\_EPT\_Threshold, Qi\_EPT\_Time, PMA\_EOC\_Threshold, PMA\_EOC\_Time. This configuration is common for power supply mode and battery charger mode. To avoid power transfer termination, zero-current and maximum time have to be fixed.

**Figure 3: Typical step-down converter efficiency**




### 5.2 Using the STWLC03 as a battery charger

The STWLC03 is equipped with a software feature allowing the input current limitation loop to control the charging current. In this manner the STWLC03 can operate as a CC/CV

charger without HW output current control loop. VOUT pin leakage is minimized to save battery operation time.

The STWLC03 can be switched to battery charger mode instantly by I<sup>2</sup>C register (evaluation only, not recommended for production) or as a new default start-up configuration in NVM (safe recommended solution).


Figure 4: Typical charging profile



Thanks to very low leakage from VOUT pin, the STWLC03 can remain connected to the battery and does not cause any discharge.

### 5.3 Wireless standard auto-detection

The STWLC03 automatically detects the operating standard when it is placed on a wireless transmitter. Detection is based on combination of operating frequency and receiving FSK signaling from the transmitter.

**Figure 5: Wireless standard detection flowchart**


The STWLC03 can be also configured to skip the auto-detection and use directly the pre-configured wireless standard.

## 5.4 Qi operation and flow chart

The STWLC03 follows Qi 1.1.2 version.

When Qi state machine starts, it proceeds through ping and identification and configuration phases to power transfer phase according to Qi wireless power transfer, volume I: low power 1.1.2 specification.

Figure 6: Qi simplified flow diagram



End-power-transfer can be requested because of the following reasons:

Table 7: EPT reasons in Qi

| Reason                                 | EPT code              |
|--|-----------------------|
| I <sup>2</sup> C “Force EPT” bit set   |                       |
| VEXT above UVLO                        | Unknown (00h)         |
| USBOK digital input                    |                       |
| Termination current reached            | Charge complete (01h) |
| Charger in unexpected state            |                       |
| Step-down overload                     | Internal fault (02h)  |
| Step-down output overvoltage           |                       |
| Rx coil NTC above threshold            | Overtemperature (03h) |
| Chip temperature above threshold       |                       |
| Rectifier output overvoltage           | Overvoltage (04h)     |
| Rectifier output overcurrent           | Overcurrent (05h)     |
| Charger output voltage above threshold | Battery failure (06h) |
| I <sup>2</sup> C “Reconfigure” bit set | Reconfigure (07h)     |


### 5.4.1 Received power calibration (FOD feature)

Although the STWLC03 is well-trimmed, inaccuracy in the received power estimation can be caused in the target application due to manufacturing different environment conditions. Different serial resistances of used receiver coil or different shieldings of the receiver coil (e.g. battery or ground plane in a near proximity of the coil) are the main issues. The STWLC03 features dedicated adjustment options placed in NVM.

## 5.5 PMA operation

The STWLC03 follows PMA1 SR1 specification. When PMA state machine starts, it proceeds through ping and identification phase to power transfer phase according to PMA inductive wireless power and charging receiver specifications, system release 1.

Figure 7: PMA simplified flow diagram



End-of-charge can be requested due to the following reasons:

**Table 8: EOC reasons in PMA**

| Reasons                                |
|--|
| I <sup>2</sup> C “Force EOC” bit set   |
| VEXT above UVLO                        |
| USBOK digital input                    |
| Termination current reached            |
| Charger in unexpected state            |
| Step-down overload                     |
| Step-down output overvoltage           |
| Rx coil NTC above threshold            |
| Chip temperature above threshold       |
| Rectifier output overvoltage           |
| Rectifier output overcurrent           |
| Charger output voltage above threshold |

## 5.6 External power supply

*Figure 8: "External power supply situation"* illustrates the situation where the STWLC03 detects the external voltage presence and drives SWDRV (external voltage) to the output. The STWLC03 also terminates the wireless power transfer.

*Figure 9: "External power supply situation 1"* illustrates the situation where the STWLC03 is assembled in a system with another PMIC that serves multiple power supply inputs. PMIC uses digital line to let the STWLC03 know that there is a higher priority power supply available and the wireless power transfer should be terminated.



For proper operation, RESETn pin must be high. Connecting VEXT power supply, consumption from VIO increases if VIO supply is provided externally. (It has no effect if VIO is connected to VCORE).

Figure 8: External power supply situation





Figure 9: External power supply situation 1



## 5.7 The device interface

The STWLC03 is equipped with I<sup>2</sup>C interface with an open-drain interrupt line to connect with the host system. If I<sup>2</sup>C connection is not used by the host platform, SDA and SCL lines should be pulled-up to VIO voltage. The STWLC03 contains RESETn input. The device under reset conditions has very low power consumption. If reset is not controlled by the host platform it should be pulled-up to VIO voltage. USBOK is a digital input, which terminates power transfer if another preferred power supply is available. The STWLC03 features GPIO pins. By default GPIO 0 only is active and detects power transfer state on wireless interface.

## 6 I<sup>2</sup>C register description

The device I<sup>2</sup>C address is 14h (0010100b).

**Table 9: User register map**

| Address | Register                                      |
|---------|---|
| 00h     | Control                                       |
| 01h     | Reserved                                      |
| 02h     | Target rectified voltage                      |
| 03h     | Input voltage threshold for output limitation |
| 04h     | Reserved                                      |
| 05h     | Input current limit                           |
| 06h     | Overload threshold                            |
| 07h     | Buck output voltage                           |
| 08h     | Buck current limit                            |
| 09h     | Chip overtemperature                          |
| 0Ah     | Interrupt mask L                              |
| 0Bh     | Interrupt mask H                              |
| 0Ch     | Interrupt status L                            |
| 0Dh     | Interrupt status H                            |
| 0Eh     | Interrupt latch L                             |
| 0Fh     | Interrupt latch H                             |
| 10h     | Operation mode detection status               |
| 11h     | Operation mode detection control              |
| 12h     | Qi charge status packet content               |
| 13h     | Charger status                                |
| 14h     | Charger control                               |

**Table 10: Control register**

| b7                         | b6                   | b5             | b4 | b3 | b2 | b1 | b0         |         |
|----------------------------|----------------------|----------------|----|----|----|----|------------|---------|
| Force/EPT                  | Disable/EPT on error | Qi reconfigure | -  | -  | -  | -  | USBcon_cnf | R/W     |
| Loaded from NVM at startup |                      |                |    |    |    |    |            | Default |

USBcon\_cnf:

0: auto connect switch + disable buck + send EPT@VEXT/disable buck + send EPT@USBOK

1: ignore VEXT/USBOK completely

Qi reconfigure:

0: no action