



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## Table of Contents

1. General Description .....	5	5.3.1. General Description .....	41
1.1. Simplified Block Diagram .....	5	5.3.2. Tx Processing .....	41
1.2. Pin Diagram .....	6	5.3.3. Rx Processing .....	42
1.3. Pin Description .....	7	5.3.4. Interrupt Signals Mapping .....	42
2. Electrical Characteristics .....	8	5.3.5. uC Connections .....	43
2.1. ESD Notice .....	8	5.3.6. Continuous Mode Example .....	43
2.2. Absolute Maximum Ratings .....	8	5.4. Buffered Mode .....	44
2.3. Operating Range .....	8	5.4.1. General Description .....	44
2.4. Chip Specification .....	8	5.4.2. Tx Processing .....	44
2.4.1. Power Consumption .....	8	5.4.3. Rx Processing .....	45
2.4.2. Frequency Synthesis .....	9	5.4.4. Interrupt Signals Mapping .....	46
2.4.3. Transmitter .....	9	5.4.5. uC Connections .....	47
2.4.4. Receiver .....	10	5.4.6. Buffered Mode Example .....	47
2.4.5. Digital Specification .....	11	5.5. Packet Mode .....	49
3. Architecture Description .....	12	5.5.1. General Description .....	49
3.1. Power Supply Strategy .....	12	5.5.2. Packet Format .....	49
3.2. Frequency Synthesis Description .....	13	5.5.3. Tx Processing .....	51
3.2.1. Reference Oscillator .....	13	5.5.4. Rx Processing .....	51
3.2.2. CLKOUT Output .....	13	5.5.5. Packet Filtering .....	52
3.2.3. PLL Architecture .....	14	5.5.6. DC-Free Data Mechanisms .....	53
3.2.4. PLL Tradeoffs .....	14	5.5.7. Interrupt Signal Mapping .....	54
3.2.5. Voltage Controlled Oscillator .....	15	5.5.8. uC Connections .....	55
3.2.6. PLL Loop Filter .....	16	5.5.9. Packet Mode Example .....	56
3.2.7. PLL Lock Detection Indicator .....	16	5.5.10. Additional Information .....	56
3.2.8. Frequency Calculation .....	16	6. Configuration and Status Registers .....	58
3.3. Transmitter Description .....	18	6.1. General Description .....	58
3.3.1. Architecture Description .....	18	6.2. Main Configuration Register - MCPParam .....	58
3.3.2. Bit Rate Setting .....	19	6.3. Interrupt Configuration Parameters - IRQParam .....	60
3.3.3. Alternative Settings .....	19	6.4. Receiver Configuration parameters - RXParam .....	62
3.3.4. Fdev Setting in FSK Mode .....	19	6.5. Sync Word Parameters - SYNCParam .....	63
3.3.5. Fdev Setting in OOK Mode .....	19	6.6. Transmitter Parameters - TXParam .....	64
3.3.6. Interpolation Filter .....	20	6.7. Oscillator Parameters - OSCParam .....	64
3.3.7. Power Amplifier .....	20	6.8. Packet Handling Parameters – PKTParam .....	65
3.3.8. Common Input and Output Front-End .....	22	7. Application Information .....	66
3.4. Receiver Description .....	23	7.1. Crystal Resonator Specification .....	66
3.4.1. Architecture .....	23	7.2. Software for Frequency Calculation .....	66
3.4.2. LNA and First Mixer .....	24	7.2.1. GUI .....	66
3.4.3. IF Gain and Second I/Q Mixer .....	24	7.2.2. .dll for Automatic Production Bench .....	66
3.4.4. Channel Filters .....	24	7.3. Switching Times and Procedures .....	66
3.4.5. Channel Filters Setting in FSK Mode .....	25	7.3.1. Optimized Receive Cycle .....	67
3.4.6. Channel Filters Setting in OOK Mode .....	26	7.3.2. Optimized Transmit Cycle .....	68
3.4.7. RSSI .....	26	7.3.3. Transmitter Frequency Hop Optimized Cycle .....	69
3.4.8. Fdev Setting in Receive Mode .....	28	7.3.4. Receiver Frequency Hop Optimized Cycle .....	70
3.4.9. FSK Demodulator .....	28	7.3.5. Rx→Tx and Tx→Rx Jump Cycles .....	71
3.4.10. OOK Demodulator .....	28	7.4. Reset of the Chip .....	72
3.4.11. Bit Synchronizer .....	31	7.4.1. POR .....	72
3.4.12. Alternative Settings .....	32	7.4.2. Manual Reset .....	72
3.4.13. Data Output .....	32	7.5. Reference Design .....	73
4. Operating Modes .....	33	7.5.1. Application Schematic .....	73
4.1. Modes of Operation .....	33	7.5.2. PCB Layout .....	73
4.2. Digital Pin Configuration vs. Chip Mode .....	33	7.5.3. Bill Of Material .....	74
5. Data Processing .....	34	7.5.4. SAW Filter Plot .....	75
5.1. Overview .....	34	7.5.5. Ordering Information for Tools .....	75
5.1.1. Block Diagram .....	34	7.6. Reference Design Performance .....	76
5.1.2. Data Operation Modes .....	34	7.6.1. Sensitivity Flatness .....	77
5.2. Control Block Description .....	35	7.6.2. Sensitivity vs. LO Drift .....	78
5.2.1. SPI Interface .....	35	7.6.3. Sensitivity vs. Receiver BW .....	79
5.2.2. FIFO .....	38	7.6.4. Sensitivity Stability over Temperature and Voltage .....	80
5.2.3. Sync Word Recognition .....	40	7.6.5. Sensitivity vs. Bit Rate .....	80
5.2.4. Packet Handler .....	40	7.6.6. Adjacent Channel Rejection .....	81
5.2.5. Control .....	40	7.6.7. Output Power Flatness .....	82
5.3. Continuous Mode .....	41	7.6.8. Pout and IDD vs. PA Setting .....	83

7.6.9. Pout Stability over Temperature and Voltage .....	84	8. Packaging Information .....	90
7.6.10. Transmitter Spectral Purity .....	85	8.1. Package Outline Drawing .....	90
7.6.11. OOK Channel Bandwidth .....	86	8.2. PCB Land Pattern .....	90
7.6.12. FSK Spectrum in Europe .....	87	8.3. Tape & Reel Specification .....	91
7.6.13. Digital Modulation Schemes .....	88	9. Revision History .....	92
7.6.14. Current Stability over Temperature and Voltage .....	89	10. Contact Information .....	92

## Index of Figures

Figure 1: SX1211 Simplified Block Diagram .....	5	Figure 46: Manchester Encoding/Decoding .....	54
Figure 2: SX1211 Pin Diagram .....	6	Figure 47: Data Whitening .....	54
Figure 3: SX1211 Detailed Block Diagram .....	12	Figure 48: uC Connections in Packet Mode .....	55
Figure 4: Power Supply Breakdown .....	13	Figure 49: Optimized Rx Cycle .....	67
Figure 5: Frequency Synthesizer Description .....	14	Figure 50: Optimized Tx Cycle .....	68
Figure 6: LO Generator .....	14	Figure 51: Tx Hop Cycle .....	69
Figure 7: Loop Filter .....	16	Figure 52: Rx Hop Cycle .....	70
Figure 8: Transmitter Architecture .....	18	Figure 53: Rx → Tx → Rx Cycle .....	71
Figure 9: I(t), Q(t) Overview .....	18	Figure 54: POR Timing Diagram .....	72
Figure 10: PA Control .....	21	Figure 55: Manual Reset Timing Diagram .....	72
Figure 11: Optimal Load Impedance Chart .....	21	Figure 56: Reference Design Circuit Schematic .....	73
Figure 12: Recommended PA Biasing and Output Matching .....	22	Figure 57: Reference Design's Stackup .....	74
Figure 13: Front-end Description .....	22	Figure 58: Reference Design Layout (top view) .....	74
Figure 14: Receiver Architecture .....	23	Figure 59: 915 MHz SAW Filter Plot .....	75
Figure 15: FSK Receiver Setting .....	23	Figure 60: 869 MHz SAW Filter Plot .....	75
Figure 16: OOK Receiver Setting .....	23	Figure 61: Sensitivity Across the 868 MHz Band .....	77
Figure 17: Active Channel Filter Description .....	24	Figure 62: Sensitivity Across the 915 MHz Band .....	77
Figure 18: Butterworth Filter's Actual BW .....	26	Figure 63: FSK Sensitivity Loss vs. LO Drift .....	78
Figure 19: Polyphase Filter's Actual BW .....	26	Figure 64: OOK Sensitivity Loss vs. LO Drift .....	78
Figure 20: RSSI Dynamic Range .....	27	Figure 65: FSK Sensitivity vs. Rx BW .....	79
Figure 21: RSSI IRQ Timings .....	28	Figure 66: OOK Sensitivity Change vs. Rx BW .....	79
Figure 22: OOK Demodulator Description .....	29	Figure 67: Sensitivity Stability .....	80
Figure 23: Floor Threshold Optimization .....	30	Figure 68: FSK Sensitivity vs. BR .....	80
Figure 24: BitSync Description .....	31	Figure 69: OOK Sensitivity vs. BR .....	81
Figure 25: SX1211's Data Processing Conceptual View .....	34	Figure 70: ACR in FSK Mode .....	81
Figure 26: SPI Interface Overview and uC Connections .....	35	Figure 71: ACR in OOK Mode .....	82
Figure 27: Write Register Sequence .....	36	Figure 72: Pout for 869 MHz Band Operation .....	82
Figure 28: Read Register Sequence .....	37	Figure 73: Pout for 915 MHz Band Operation .....	83
Figure 29: Write Bytes Sequence (ex: 2 bytes) .....	37	Figure 74: Pout and IDD at all PA Settings, 869 MHz .....	83
Figure 30: Read Bytes Sequence (ex: 2 bytes) .....	38	Figure 75: Pout and IDD at all PA Settings, 915 MHz .....	84
Figure 31: FIFO and Shift Register (SR) .....	38	Figure 76: Pout Stability .....	84
Figure 32: FIFO Threshold IRQ Source Behavior .....	39	Figure 77: 869 MHz Spectral Purity DC-1GHz .....	85
Figure 33: Sync Word Recognition .....	40	Figure 78: 869 MHz Spectral Purity 1-6GHz .....	85
Figure 34: Continuous Mode Conceptual View .....	41	Figure 79: OOK Spectrum - 2kbps .....	86
Figure 35: Tx Processing in Continuous Mode .....	41	Figure 80: OOK Spectrum - 8kbps .....	86
Figure 36: Rx Processing in Continuous Mode .....	42	Figure 81: OOK Spectrum - 16.7kbps .....	86
Figure 37: uC Connections in Continuous Mode .....	43	Figure 82: FSK - 1.56kbps - +/-33 kHz .....	87
Figure 38: Buffered Mode Conceptual View .....	44	Figure 83: FSK - 25 kbps - +/-50 kHz .....	87
Figure 39: Tx processing in Buffered Mode .....	45	Figure 84: FSK - 40 kbps - +/-40 kHz .....	87
Figure 40: Rx Processing in Buffered Mode .....	46	Figure 85: DTS 6dB Bandwidth .....	88
Figure 41: uC Connections in Buffered Mode .....	47	Figure 86: DTS Power Spectral Density .....	88
Figure 42: Packet Mode Conceptual View .....	49	Figure 87: IDD vs. Temp and VDD .....	89
Figure 43: Fixed Length Packet Format .....	50	Figure 88: Package Outline Drawing .....	90
Figure 44: Variable Length Packet Format .....	51	Figure 89: PCB Land Pattern .....	90
Figure 45: CRC Implementation .....	53	Figure 90: Tape & Reel Dimensions .....	91

## Index of Tables

Table 1: Ordering Information .....	1	Table 20: Interrupt Mapping in Buffered Rx and Stby Modes .....	46
Table 2: SX1211 Pinouts .....	7	Table 21: Interrupt Mapping in Buffered Tx Mode .....	46
Table 3: Absolute Maximum Ratings .....	8	Table 22: Relevant Configuration Registers in Buffered Mode .....	47
Table 4: Operating Range .....	8	Table 23: Interrupt Mapping in Rx and Stby in Packet Mode .....	55
Table 5: Power Consumption Specification .....	8	Table 24: Interrupt Mapping in Tx Packet Mode .....	55
Table 6: Frequency Synthesizer Specification .....	9	Table 25: Relevant Configuration Registers in Packet Mode .....	56
Table 7: Transmitter Specification .....	9	Table 26: Registers List .....	58
Table 8: Receiver Specification .....	10	Table 27: MCPParam Register Description .....	58
Table 9: Digital Specification .....	11	Table 28: IRQParam Register Description .....	60
Table 10: MCPParam_Freq_band Setting .....	15	Table 29: RXParam Register Description .....	62
Table 11: PA Rise/Fall Times .....	20	Table 30: SYNCPParam Register Description .....	63
Table 12: Operating Modes .....	33	Table 31: TXParam Register Description .....	64
Table 13: Pin Configuration vs. Chip Mode .....	33	Table 32: OSCParam Register Description .....	64
Table 14: Data Operation Mode Selection .....	35	Table 33: PKTPParam Register Description .....	65
Table 15: Config vs. Data SPI Interface Selection .....	36	Table 34: Crystal Resonator Specification .....	66
Table 16: Status of FIFO when Switching Between Different Modes of the Chip .....	39	Table 35: Reference Design BOM .....	74
Table 17: Interrupt Mapping in Continuous Rx Mode .....	42	Table 36: Tools Ordering Information .....	75
Table 18: Interrupt Mapping in Continuous Tx Mode .....	42	Table 37: FSK Rx Filters vs. Bit Rate .....	76
Table 19: Relevant Config. Registers in Continuous Mode .....	43	Table 38: OOK Rx Filters vs. Bit Rate .....	76

## Acronyms

BOM	Bill Of Materials	LO	Local Oscillator
BR	Bit Rate	LSB	Least Significant Bit
BW	Bandwidth	MSB	Most Significant Bit
CCITT	Comité Consultatif International Téléphonique et Télégraphique - ITU	NRZ	Non Return to Zero
CP	Charge Pump	NZIF	Near Zero Intermediate Frequency
CRC	Cyclic Redundancy Check	OOK	On Off Keying
DAC	Digital to Analog Converter	PA	Power Amplifier
DDS	Direct Digital Synthesis	PCB	Printed Circuit Board
DLL	Dynamically Linked Library	PFD	Phase Frequency Detector
ERP	Equivalent Radiated Power	PLL	Phase-Locked Loop
ETSI	European Telecommunications Standards Institute	POR	Power On Reset
FCC	Federal Communications Commission	RBW	Resolution BandWidth
Fdev	Frequency Deviation	RF	Radio Frequency
FIFO	First In First Out	RSSI	Received Signal Strength Indicator
FS	Frequency Synthesizer	Rx	Receiver
FSK	Frequency Shift Keying	SAW	Surface Acoustic Wave
GUI	Graphical User Interface	SPI	Serial Peripheral Interface
IC	Integrated Circuit	SR	Shift Register
ID	IDentificator	Stby	Standby
IF	Intermediate Frequency	Tx	Transmitter
IRQ	Interrupt ReQuest	uC	Microcontroller
ITU	International Telecommunication Union	VCO	Voltage Controlled Oscillator
LFSR	Linear Feedback Shift Register	XO	Crystal Oscillator
LNA	Low Noise Amplifier	XOR	eXclusive OR

This product datasheet contains a detailed description of the SX1211 performance and functionality. Please consult the Semtech website for the latest updates or errata.

## 1. General Description

The SX1211 is a single chip FSK and OOK transceiver capable of operation in the 863-870 MHz and 902-928 MHz license free ISM frequency bands, as well as the 950 - 960 MHz frequency band. It complies with both the relevant European and North American standards, EN 300-220 V2.1.1 (June 2006 release) and FCC Part 15 (10-1-2006 edition). A unique feature of this circuit is its extremely low current consumption in receiver mode of only 3mA (typ). The SX1211 comes in a 5x5 mm TQFN-32 package.

### 1.1. Simplified Block Diagram




Figure 1: SX1211 Simplified Block Diagram

## 1.2. Pin Diagram

The following diagram shows the pins arrangement of the QFN package, top view.




Figure 2: SX1211 Pin Diagram

Notes:

- yyww refers to the date code
- ----- refers to the lot number

### 1.3. Pin Description

Table 2: SX1211 Pinouts

Number	Name	Type	Description
0	GND	I	Exposed ground pad
1	TEST5	I/O	Connect to GND
2	TEST1	I/O	Connect to GND
3	VR_VCO	O	Regulated supply of the VCO
4	VCO_M	I/O	VCO tank
5	VCO_P	I/O	VCO tank
6	LF_M	I/O	PLL loop filter
7	LF_P	I/O	PLL loop filter
8	TEST6	I/O	Connect to GND
9	TEST7	I/O	Connect to GND
10	XTAL_P	I/O	Crystal connection
11	XTAL_M	I/O	Crystal connection
12	TEST0	I	Connect to GND
13	TEST8	I/O	POR. Do not connect if unused
14	NSS_CONFIG	I	SPI CONFIG enable
15	NSS_DATA	I	SPI DATA enable
16	MISO	O	SPI data output
17	MOSI	I	SPI data input
18	SCK	I	SPI clock input
19	CLKOUT	O	Clock output
20	DATA	I/O	NRZ data input and output (Continuous mode)
21	IRQ_0	O	Interrupt output
22	IRQ_1	O	Interrupt output
23	PLL_LOCK	O	PLL lock detection output
24	TEST2	I/O	Connect to GND
25	TEST3	I/O	Connect to GND
26	VDD	I	Supply voltage
27	VR_1V	O	Regulated supply of the analog circuitry
28	VR_DIG	O	Regulated supply of digital circuitry
29	VR_PA	O	Regulated supply of the PA
30	TEST4	I/O	Connect to GND
31	RFIO	I/O	RF input/output
32	NC	-	Connect to GND

Note: pin 13 (Test 8) can be used as an manual reset trigger. See section 7.4.2 for details on its use.



## 2. Electrical Characteristics



### 2.1. ESD Notice

The SX1211 is a high performance radio frequency device. It satisfies:

- Class 2 of the JEDEC standard JESD22-A114-B (Human Body Model), except on pins 3-4-5-27-28-29-31 where it satisfies Class 1A.
- Class III of the JEDEC standard JESD22-C101C (Charged Device Model) on all pins.

It should thus be handled with all the necessary ESD precautions to avoid any permanent damage.

### 2.2. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 3: Absolute Maximum Ratings

Symbol	Description	Min	Max	Unit
VDDmr	Supply voltage	-0.3	3.7	V
Tmr	Storage temperature	-55	125	°C
Pmr	Input level	-	0	dBm

### 2.3. Operating Range

Table 4: Operating Range

Symbol	Description	Min	Max	Unit
VDDop	Supply Voltage	2.1	3.6	V
Trop	Temperature	-40	+85	°C
ML	Input Level	-	0	dBm

### 2.4. Chip Specification

Conditions: Temp = 25 °C, VDD = 3.3 V, crystal frequency = 12.8 MHz, carrier frequency = 869 or 915 MHz, modulation FSK, data rate = 25 kb/s, Fdev = 50 kHz, fc = 100 kHz, unless otherwise specified.

Note: RF performance depends on assembly. Electrical specifications listed in this section are obtained with the TQFN package described in section 8 “Packaging Information”.

#### 2.4.1. Power Consumption

Table 5: Power Consumption Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
IDDSL	Supply current, Sleep mode		-	0.1	2	µA
IDDST	Supply current in standby mode, CLKOUT disabled	Crystal oscillator running <sup>(2)</sup>	-	65	80	µA
IDDFS	Supply current in FS mode	Frequency synthesizer running	-	1.3	1.7	mA
IDDR	Supply current in Rx mode		-	3.0	3.5	mA
IDDT	Supply current in Tx mode	Output power = +10 dBm	-	25	30	mA
		Output power = 1dBm <sup>(1)</sup>	-	16	21	mA

- (1) Guaranteed by design and characterization  
 (2) Crystal Cload=10pF, C0=2.5pF, Rm=15 Ohms

### 2.4.2. Frequency Synthesis

Table 6: Frequency Synthesizer Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
FR	Frequency ranges	Programmable but requires specific BOM	863	-	870	MHz
			902	-	928	MHz
			950	-	960	MHz
BR_F	Bit rate (FSK)	NRZ	1.56	-	200	Kb/s
BR_O	Bit rate (OOK)	NRZ	1.56	-	32	Kb/s
FDA	Frequency deviation (FSK)		33	50	200	kHz
XTAL	Crystal oscillator frequency		9	12.8	15	MHz
FSTEP	Frequency synthesizer step	Variable, depending on the frequency.	-	2	-	kHz
TS_OSC	Oscillator wake-up time	From Sleep mode <sup>(1)</sup>	-	1.5	5	ms
TS_FS	Frequency synthesizer wake-up time at most 10 kHz away from the target	From Stby mode	-	500	800	µs
TS_HOP	Frequency synthesizer hop time at most 10 kHz away from the target	200 kHz step	-	180	-	µs
		1 MHz step	-	200	-	µs
		5 MHz step	-	250	-	µs
		7 MHz step	-	260	-	µs
		12 MHz step	-	290	-	µs
		20 MHz step	-	320	-	µs
		27 MHz step	-	340	-	µs

(1) Guaranteed by design and characterization

### 2.4.3. Transmitter

Table 7: Transmitter Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
RFOP	RF output power, programmable with 8 steps of typ. 3dB	Maximum power setting	-	+12.5	-	dBm
		Minimum power setting	-	-8.5	-	dBm
PN	Phase noise	Measured with a 600 kHz offset, at the transmitter output.	-	-112	-	dBc/Hz
SPT	Transmitted spurious	At any offset between 200 kHz and 600 kHz, unmodulated carrier, Fdev = 50 kHz.	-	-	-47	dBc
TS_TR <sup>(1)</sup>	Transmitter wake-up time	From FS to Tx ready.	-	120	500	µs
TS_TR2 <sup>(1)</sup>	Transmitter wake-up time	From Stby to Tx ready.	-	600	900	µs

(1) Guaranteed by design and characterization

### 2.4.4. Receiver

On the following table,  $f_c$  and  $f_o$  describe the bandwidth of the active channel filters as described in section 3.4.4.2. All sensitivities are measured receiving a PN15 sequence, for a BER of 0.1.%

Table 8: Receiver Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
RFS_F	Sensitivity (FSK)	869 MHz, BR=25 kb/s, Fdev =50 kHz, $f_c=100$ kHz	-	-107	-	dBm
		869 MHz, BR=66.7 kb/s, Fdev=100 kHz, $f_c=200$ kHz	-	-103	-	dBm
		915 MHz, BR=25 kb/s, Fdev=50 kHz, $f_c=100$ kHz	-	-105	-	dBm
		915 MHz, BR = 66.7 kb/s, Fdev=100 kHz, $f_c=200$ kHz	-	-101	-	dBm
RFS_O	Sensitivity (OOK)	869 MHz, 2kb/s NRZ $f_c-f_o=50$ kHz, $f_o=50$ kHz	-	-113	-	dBm
		869 MHz, 16.7 kb/s NRZ $f_c-f_o=100$ kHz, $f_o=100$ kHz	-	-106	-	dBm
		915 MHz, 2kb/s NRZ $f_c-f_o=50$ kHz, $f_o=50$ kHz	-	-111	-	dBm
		915 MHz, 16.7 kb/s NRZ $f_c-f_o=100$ kHz, $f_o=100$ kHz	-	-105	-	dBm
CCR	Co-channel rejection	Modulation as wanted signal	-	-12	-	dBc
ACR	Adjacent channel rejection	Offset = 300 kHz, unwanted tone is not modulated	-	27	-	dB
		Offset = 600 kHz, unwanted tone is not modulated	-	52	-	dB
		Offset = 1.2 MHz, unwanted tone is not modulated	-	57	-	dB
BI	Blocking immunity	Offset = 1 MHz, unmodulated	-	-48	-	dBm
		Offset = 2 MHz, unmodulated, no SAW	-	-37	-	dBm
		Offset = 10 MHz, unmodulated, no SAW	-	-33	-	dBm
RXBW_F <sup>(1,2)</sup>	Receiver bandwidth in FSK mode	Single side BW Polyphase Off	50	-	250	kHz
RXBW_O <sup>(1,2)</sup>	Receiver bandwidth in OOK mode	Single side BW Polyphase On	50	-	400	kHz
IIP3	Input 3 <sup>rd</sup> order intercept point	Interferers at 1MHz and 1.950 MHz offset	-	-28	-	dBm
TS_RE <sup>(1)</sup>	Receiver wake-up time	From FS to Rx ready	-	280	500	$\mu$ s
TS_RE2 <sup>(1)</sup>	Receiver wake-up time	From Stby to Rx ready	-	600	900	$\mu$ s
TS_RE_HOP	Receiver hop time from Rx ready to Rx ready with a frequency hop	200 kHz step	-	400	-	$\mu$ s
		1MHz step	-	400	-	$\mu$ s
		5MHz step	-	460	-	$\mu$ s
		7MHz step	-	480	-	$\mu$ s
		12MHz step	-	520	-	$\mu$ s
		20MHz step	-	550	-	$\mu$ s
		27MHz step	-	600	-	$\mu$ s
TS_RSSI	RSSI sampling time	From Rx ready	-	-	1/Fdev	s
DR_RSSI	RSSI dynamic Range	Ranging from sensitivity	-	70	-	dB

<sup>(1)</sup> Guaranteed by design and characterization

<sup>(2)</sup> This reflects the whole receiver bandwidth, as described in sections 3.4.4.1 and 3.4.4.2

### 2.4.5. Digital Specification

Conditions: Temp = 25 °C, VDD = 3.3 V, crystal frequency = 12.8 MHz, unless otherwise specified.

Table 9: Digital Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
VIH	Digital input level high		0.8*VDD	-	-	V
VIL	Digital input level low		-	-	0.2*VDD	V
VOH	Digital output level high	I <sub>max</sub> =1mA	0.9*VDD	-	-	V
VOL	Digital output level low	I <sub>max</sub> =-1mA	-	-	0.1*VDD	V
SCK_CONFIG	SPI Config. clock frequency		-	-	6	MHz
SCK_DATA	SPI Data clock frequency		-	-	1	MHz
T_DATA	DATA hold and setup time		2	-	-	µs
T_MOSI_C	MOSI setup time for SPI Config.		250	-	-	ns
T_MOSI_D	MOSI setup time for SPI Data.		312	-	-	ns
T_NSSC_L	NSS_CONFIG low to SCK rising edge. SCK falling edge to NSS_CONFIG high.		500	-	-	ns
T_NSSD_L	NSS_DATA low to SCK rising edge. SCK falling edge to NSS_DATA high.		625	-	-	ns
T_NSSC_H	NSS_CONFIG rising to falling edge.		500	-	-	ns
T_NSSD_H	NSS_DATA rising to falling edge.		625	-	-	ns

Note: on pin 10 (XTAL\_P) and 11 (XTAL\_N), maximum voltages of 1.8V can be applied.

### 3. Architecture Description

This section describes in depth the architecture of this ultra low-power transceiver:




Figure 3: SX1211 Detailed Block Diagram

#### 3.1. Power Supply Strategy

To provide stable sensitivity and linearity characteristics over a wide supply range, the SX1211 is internally regulated. This internal regulated power supply structure is described below:




Figure 4: Power Supply Breakdown

To ensure correct operation of the regulator circuit, the decoupling capacitor connection shown in Figure 4 is required. These decoupling components are recommended for any design.

## 3.2. Frequency Synthesis Description

The frequency synthesizer of the SX1211 is a fully integrated integer-N type PLL. The PLL circuit requires only five external components for the PLL loop filter and the VCO tank circuit.

### 3.2.1. Reference Oscillator

The SX1211 embeds a crystal oscillator, which provides the reference frequency for the PLL. The recommended crystal specification is given in section 7.1.

### 3.2.2. CLKOUT Output

The reference frequency, or a sub-multiple of it, can be provided on CLKOUT (pin 19) by activating the bit OSCParam\_Clkout\_on. The division ratio is programmed through bits OSCParam\_Clkout\_freq. The two applications of the CLKOUT output are:

- To provide a clock output for a companion uC, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode, except Sleep mode, and is automatically enabled at power-up.
- To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

Note: To minimize the current consumption of the SX1211, ensure that the CLKOUT signal is disabled when unused.

### 3.2.3. PLL Architecture

The crystal oscillator (XO) forms the reference oscillator of an Integer-N Phase Locked Loop (PLL), whose operation is discussed in the following section. Figure 5 shows a block schematic of the SX1211 PLL. Here the crystal reference frequency and the software controlled dividers R, P and S determine the output frequency of the PLL.




Figure 5: Frequency Synthesizer Description

The VCO tank inductors are connected on an external differential input. Similarly, the loop filter is also located externally. However, there is an internal 8pF capacitance at VCO input that should be subtracted from the desired loop filter capacitance.

The output signal of the VCO is used as the input to the local oscillator (LO) generator stage, illustrated in Figure 6. The VCO frequency is subdivided and used in a series of up (down) conversions for transmission (reception).




Figure 6: LO Generator

### 3.2.4. PLL Tradeoffs

With an integer-N PLL architecture, the following criterion must be met to ensure correct operation:

- The comparison frequency,  $F_{comp}$ , of the Phase Frequency Detector (PFD) input must remain higher than six times the PLL bandwidth (PLLBW) to guarantee loop stability and to reject harmonics of the comparison frequency  $F_{comp}$ . This is expressed in the inequality:

$$PLLBW \leq \frac{F_{comp}}{6}$$

- However the PLLBW has to be sufficiently high to allow adequate PLL lock times
- Because the divider ration R determines  $F_{comp}$ , it should be set close to 119, leading to  $F_{comp} \approx 100$  kHz which will ensure suitable PLL stability and speed.

With the recommended Bill Of Materials (BOM) of the reference design of section 7.5.3, the PLL prototype is the following:

- $64 \leq R \leq 169$
- $S < P+1$
- PLLBW = 15 kHz nominal
- Startup times and reference frequency spurs as specified.

### 3.2.5. Voltage Controlled Oscillator

The integrated VCO requires only two external tank circuit inductors. As the input is differential, the two inductors should have the same nominal value. The performance of these components is important for both the phase noise and the power consumption of the PLL. It is recommended that a pair of high Q factor inductors is selected. These should be mounted orthogonally to other inductors (in particular the PA choke) to reduce spurious coupling between the PA and VCO. In addition, such measures may reduce radiated pulling effects and undesirable transient behavior, thus minimizing spectral occupancy. Note that ensuring a symmetrical layout of the VCO inductors will further improve PLL spectral purity.

For best performance wound type inductors, with tight tolerance, should be used as described in section 7.5.3.

#### 3.2.5.1. SW Settings of the VCO

To guarantee the optimum operation of the VCO over the SX1211's frequency and temperature ranges, the following settings should be programmed into the SX1211:

Target channel (MHz)	863-870	902-915	915-928	950-960
Freq_band	10	00	01	10

Table 10: MCPParam\_Freq\_band Setting

#### 3.2.5.2. Trimming the VCO Tank by Hardware and Software

To ensure that the frequency band of operation may be accurately addressed by the R, P and S dividers of the synthesizer, it is necessary to ensure that the VCO is correctly centered. Note that for the reference design (see section 7.5) no centering is necessary. However, any deviation from the reference design may require the optimization procedure, outlined below, to be implemented. This procedure is simplified thanks to the built-in VCO trimming feature which is controlled over the SPI interface. This tuning does not require any RF test equipment, and can be achieved by simply measuring  $V_{tune}$ , the voltage between pins 6 (LFM) and 7 (LFP).

The VCO is centered if the voltage is within the range:

$$50 \leq V_{tune}(mV) \leq 150$$

Note that this measurement should be conducted when in transmit mode at the center frequency of the desired band (for example ~867 MHz in the 863-870 MHz band), with the appropriate MCPParam\_Freq\_band setting.

If this inequality is not satisfied then adjust the MCPParam\_VCO\_trim bits from 00 whilst monitoring  $V_{tune}$ . This allows the VCO voltage to be trimmed in + 60 mV increments. Should the desired voltage range be inaccessible, the voltage may be adjusted further by changing the tank circuit inductance value. Note that an increase in inductance will result in an increase  $V_{tune}$ .



Note for mass production: The VCO capacitance is piece to piece dependant. As such, the optimization proposed above should be verified on several prototypes, to ensure that the population is centered on 100 mV.

### 3.2.6. PLL Loop Filter

To adequately reject spurious components arising from the comparison frequency  $F_{comp}$ , an external 2<sup>nd</sup> order loop filter is employed.




Figure 7: Loop Filter

Following the recommendations made in section 3.2.4, the loop filter proposed in the reference design's bill of material on section 7.5.3 should be used. The loop filter settings are frequency band independent and are hence relevant to all implementations of the SX1211.

### 3.2.7. PLL Lock Detection Indicator

The SX1211 also features a PLL lock detect indicator. This is useful for optimizing power consumption, by adjusting the synthesizer wake up time (TS\_FS), since the PLL startup time is lower than specified under nominal conditions. The lock status can be read on bit IRQParam\_PLL\_lock, and must be cleared by writing a "1" to this same register. In addition, the lock status can be reflected in pin 23 PLL\_LOCK, by setting the bit IRQParam\_Enable\_lock\_detect.

### 3.2.8. Frequency Calculation

As shown in Figure 5 the PLL structure comprises three different dividers, R, P and S, which set the output frequency through the LO. A second set of dividers is also available to allow rapid switching between a pair of frequencies: R1/P1/S1 and R2/P2/S2. These six dividers are programmed by six bytes of the register MCPParam from addresses 6 to 11.

#### 3.2.8.1. FSK Mode

The following formula gives the relationship between the local oscillator, and R, P and S values, when using FSK modulation.

$$F_{rf}, f_{sk} = \frac{9}{8} F_{lo}$$

$$F_{rf}, f_{sk} = \frac{9}{8} \frac{F_{xtal}}{R+1} [75(P+1) + S]$$

#### 3.2.8.2. OOK Mode

Due to the manner in which the baseband OOK symbols are generated, the signal is always offset by the FSK frequency deviation (Fdev - as programmed in MCPParam\_Freq\_dev). Hence, the center of the transmitted OOK signal is:

$$F_{rf,ook,tx} = \frac{9}{8} F_{lo} - F_{dev}$$

$$F_{rf,ook,tx} = \frac{9}{8} \frac{F_{xtal}}{R+1} [75(P+1) + S] - F_{dev}$$

Consequently, in receive mode, due to the low intermediate frequency (Low-IF) architecture of the SX1211 the frequency should be configured so as to ensure the correct low-IF receiver baseband center frequency, IF2.

$$F_{rf,ook,rx} = \frac{9}{8} F_{lo} - IF2$$

$$F_{rf,ook,rx} = \frac{9}{8} \frac{F_{xtal}}{R+1} [75(P+1) + S] - IF2$$

Note that from Section 3.4.4, it is recommended that IF2 be set to 100 kHz.

### 3.3. Transmitter Description

The SX1211 is set to transmit mode when MCPParam\_Chip\_mode = 100.




Figure 8: Transmitter Architecture

#### 3.3.1. Architecture Description

The baseband I and Q signals are digitally generated by a DDS whose digital to analog converters (DAC) followed by two anti-aliasing low-pass filters transform the digital signal into analog in-phase (I) and quadrature (Q) components whose frequency is the selected frequency deviation (Fdev).




Figure 9: I(t), Q(t) Overview

In FSK mode, the relative phase of I and Q is switched by the input data between  $-90^\circ$  and  $+90^\circ$  with continuous phase. The modulation is therefore performed at this initial stage, since the information contained in the phase difference will be converted into a frequency shift when the I and Q signals are up-converted in the first mixer stage. This first up-conversion stage is duplicated to enhance image rejection. The FSK convention is such that:

$$DATA = '1' \Rightarrow Frf + Fdev$$

$$DATA = '0' \Rightarrow Frf - Fdev$$

In OOK mode, the phase difference between the I and Q channels is kept constant (independent of the transmitted data). Thus, the first stage of up-conversion creates a fixed frequency signal at the low IF = Fdev (This explains why the transmitted OOK spectrum is offset by Fdev).

OOK Modulation is accomplished by switching on and off the PA and PA regulator stages. By convention:

$$DATA = '1' \Rightarrow PA_{on}$$

$$DATA = '0' \Rightarrow PA_{off}$$

After the interpolation filters, a set of four mixers combines the I and Q signals and converts them into a pair of complex signals at the second intermediate frequency, equal to 1/8 of the LO frequency, or 1/9 of the RF frequency. These two new I and Q signals are then combined and up-converted to the final RF frequency by two quadrature mixers fed by the LO signal. The signal is pre-amplified, and then the transmitter output is driven by a final power amplifier stage.

### 3.3.2. Bit Rate Setting

In Continuous transmit mode, setting the Bit Rate is useful to determine the frequency of DCLK. As explained in section 5.3.2, DCLK will trigger an interrupt on the uC each time a new bit has to be transmitted.

$$BR = \frac{F_{XTAL}}{64 * [1 + val(MCParam\_BR)]}$$

### 3.3.3. Alternative Settings

Bit rate, frequency deviation and TX interpolation filter settings are a function of the reference oscillator crystal frequency,  $F_{XTAL}$ . Settings other than those programmable with a 12.8 MHz crystal can be obtained by selection of the correct reference oscillator frequency. Please contact your local Semtech representative for further details.

### 3.3.4. Fdev Setting in FSK Mode

The frequency deviation, Fdev, of the FSK transmitter is programmed through bits MCPParam\_Freq\_dev:

$$Fdev = \frac{F_{XTAL}}{32 * [1 + val(MCParam\_Freq\_dev)]}$$

For correct operation the modulation index  $\beta$  should be such that:

$$\beta = 2 * \frac{Fdev}{BR} \geq 2$$

It should be noted that for communications between a pair of SX1211s, that Fdev should be at least 33 kHz to ensure a correct operation on the receiver side.

### 3.3.5. Fdev Setting in OOK Mode

Fdev has no physical meaning in OOK transmit mode. However, as has been shown - due to the DDS baseband signal generation, the OOK signal is always offset by “-Fdev” (see formulas in section 3.2.8). It is suggested that Fdev retains its default value of 100 kHz in OOK mode.

### 3.3.6. Interpolation Filter

After digital to analog conversion, both I and Q signals are smoothed by interpolation filters. This block low-pass filters the digitally generated signal, and prevents the alias signals from entering the modulators. Its bandwidth can be programmed with the register `RXParam_InterpFiltTx`, and should be set to:

$$BW \cong 3 * \left[ Fdev + \frac{BR}{2} \right]$$

Where `Fdev` is the programmed frequency deviation as set in `MCPParam_Freq_dev`, and `BR` is the physical Bit Rate of transmission.

Notes:

- Low interpolation filter bandwidth will attenuate the baseband I/Q signals thus reducing the power of the FSK signal. Conversely, excessive bandwidth will degrade spectral purity.
- For the wideband FSK modulation, for example when operating in DTS mode, the recommended filter setting can not be reached. However, the impact upon spectral purity will be negligible, due to the already wideband channel.

### 3.3.7. Power Amplifier

The Power Amplifier (PA) integrated in the SX1211 operates under a regulated voltage supply of 1.8 V. The external PA choke inductor is biased by an internal regulator output made available on pin 29 (`VR_PA`). Thanks to these features, the PA output power is consistent over the power supply range. This is important for mobile applications where this allows both predictable RF performance and battery life.

#### 3.3.7.1. Rise and Fall Times Control

In OOK mode, the PA ramp times can be accurately controlled through the `MCPParam_PA_ramp` register. Those bits directly control the slew rate of `VR_PA` output (pin 29).

Table 11: PA Rise/Fall Times

<code>MCPParam_PA_ramp</code>	<code>t<sub>VR_PA</sub></code>	<code>t<sub>PA_OUT</sub> (rise / fall)</code>
00	3 us	2.5 / 2 us
01	8.5 us	5 / 3 us
10	15 us	10 / 6 us
11	23 us	20 / 10 us




Figure 10: PA Control

### 3.3.7.2. Optimum Load Impedance

As the PA and the LNA front-ends in the SX1211 share the same Input/Output pin, they are internally matched to approximately 50 Ω.




Figure 11: Optimal Load Impedance Chart

Please refer to the reference design section for an optimized PA load setting.

### 3.3.7.3. Suggested PA Biasing and Matching

The recommended PA bias and matching circuit is illustrated below:




Figure 12: Recommended PA Biasing and Output Matching

Please refer to section 7.5.3 of this document for the optimized matching arrangement for each frequency band.

### 3.3.8. Common Input and Output Front-End

The receiver and the transmitter share the same RFIO pin (pin 31). Figure 13 below shows the configuration of the common RF front-end.

- In transmit mode, the PA and the PA regulator are active, with the voltage on the VR\_PA pin equal to the nominal voltage of the regulator (1.8 V). The external inductance is used to bias the PA.
- In receive mode, both PA and PA regulator are off and VR\_PA is tied to ground. The external inductance LT1 is then used to bias the LNA.




Figure 13: Front-end Description

### 3.4. Receiver Description

The SX1211 is set to receive mode when MCPParam\_Chip\_mode = 011.




Figure 14: Receiver Architecture

#### 3.4.1. Architecture

The SX1211 receiver employs a super-heterodyne architecture. Here, the first IF is 1/9<sup>th</sup> of the RF frequency (approximately 100MHz). The second down-conversion down-converts the I and Q signals to base band in the case of the FSK receiver (Zero IF) and to a low-IF (IF2) for the OOK receiver.




Figure 15: FSK Receiver Setting




Figure 16: OOK Receiver Setting

After the second down-conversion stage, the received signal is channel-select filtered and amplified to a level adequate for demodulation. Both FSK and OOK demodulation are available. Finally, an optional Bit Synchronizer (BitSync) is provided, to be supply a synchronous clock and data stream to a companion uC in Continuous mode,



or to fill the FIFO buffers with glitch-free data in Buffered mode. The operation of the receiver is now described in detail.

Note: Image rejection is achieved by the SAW filter.

### 3.4.2. LNA and First Mixer

In receive mode, the RFIO pin is connected to a fixed gain, common-gate, Low Noise Amplifier (LNA). The performance of this amplifier is such that the Noise Figure (NF) of the receiver can be estimated to be  $\approx 7$  dB.

### 3.4.3. IF Gain and Second I/Q Mixer

Following the LNA and first down-conversion, there is an IF amplifier whose gain can be programmed from -13.5 dB to 0 dB in 4.5 dB steps, via the register MCPParam\_IF\_gain. The default setting corresponds to 0 dB gain, but lower values can be used to increase the RSSI dynamic range. Refer to section 3.4.7 for additional information.

### 3.4.4. Channel Filters

The second mixer stages are followed by the channel select filters. The channel select filters have a strong influence on the noise bandwidth and selectivity of the receiver and hence its sensitivity. Each filter comprises a passive and active section.

#### 3.4.4.1. Passive Filter

Each channel select filter features a passive second-order RC filter, with a bandwidth programmable through the bits RXParam\_PassiveFilt. As the wider of the two filters, its effect on the sensitivity is negligible, but its bandwidth has to be setup instead to optimize blocking immunity. The value entered into this register sets the single side bandwidth of this filter. For optimum performance it should be set to 3 to 4 times the cutoff frequency of the active Butterworth (or polyphase) filter described in the next section.

$$3 * F_{C_{ButterFilt}} \leq BW_{passive,filter} \leq 4 * F_{C_{ButterFilt}}$$

#### 3.4.4.2. Active Filter

The 'fine' channel selection is performed by an active, third-order, Butterworth filter, which acts as a low-pass filter for the zero-IF configuration (FSK), or a complex polyphase filter for the Low-IF (OOK) configuration. The RXParam\_PolyFilt\_on bit enables/disables the polyphase filter.




Figure 17: Active Channel Filter Description

As can be seen from Figure 17, the required bandwidth of this filter varies between the two demodulation modes.

- FSK mode: The 99% energy bandwidth of an FSK modulated signal is approximated to be:

$$BW_{99\%,FSK} = 2 * \left[ Fdev + \frac{BR}{2} \right]$$

The bits `RXParam_ButterFilt` set  $f_c$ , the cutoff frequency of the filter. As we are in a Zero-IF configuration, the FSK lobes are centered around the virtual “DC” frequency. The choice of  $f_c$  should be such that the modulated signal falls in the filter bandwidth, anticipating the Local Oscillator frequency drift over the operating temperature and aging of the device:

$$2 * f_c > BW_{99\%,FSK} + LO_{drifts}$$

Please refer to the charts in section 3.4.5 for an accurate overview of the filter bandwidth vs. setting.

- OOK mode: The 99% energy bandwidth of an OOK modulated signal is approximated to be:

$$BW_{99\%,OOK} = \frac{2}{Tbit} = 2.BR$$

The bits `RXParam_PolypFilt_center` set  $f_o$ , the center frequency of the polyphase filter when activated.  $f_o$  should always be chosen to be equal to the low Intermediate Frequency of the receiver (IF2). This is why, in the GUI described in section 7.2.1 of this document, the low IF frequency of the OOK receiver denoted IF2 has been replaced by  $f_o$ .

The following setting is recommended:

$$f_o = 100kHz$$

$$RXParam\_PolypFilt = "0011"$$

The value stored in `RXParam_ButterFilt` determines  $f_c$ , the filter cut-off frequency. So the user should set  $f_c$  according to:

$$2 * (f_c - f_o) > BW_{99\%,OOK} + LO_{drifts}$$

Again,  $f_c$  as a function of `RXParam_ButterFilt` is given in the section 3.4.6.

### 3.4.5. Channel Filters Setting in FSK Mode

$F_c$ , the 3dB cutoff frequency of the Butterworth filter used in FSK reception, is programmed through the bit `RXParam_ButterFilt`. However, the whole receiver chain influences this cutoff frequency. Thus the channel select and resultant filter bandwidths are summarized in the following chart: