



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### SX1232 - 868 & 915MHz Ultra Low Power High Link Budget Integrated UHF Transceiver



### GENERAL DESCRIPTION

The SX1232 is a fully integrated ISM band transceiver optimized for use in the (EN 300 220-1) 868 MHz band in Europe and the (FCC Part 15) 915 MHz band in the US with a minimum of external components. It offers a combination of high link budget and low current consumption in all operating modes. The 143 dB link budget is achieved by a low noise CMOS receiver front end and up to +20 dBm of transmit output power. A pair of internal power amplifiers are provided permitting either fully regulated - for constant RF performance, or direct supply connection - for optimal efficiency. This makes SX1232 ideal for either M2M applications powered by alkaline battery chemistries or long battery life metering applications using Lithium battery chemistries.

The Low-IF architecture of the SX1232 sees fast transceiver start times and demodulation predicated towards low modulation index and gaussian filtered spectrally efficient modulation formats.

- ◆ High Sensitivity: down to -123 dBm at 1.2 kbps
- ◆ Bullet-proof front end: IIP3 = -12 dBm
- ◆ 80 dB Blocking Immunity
- ◆ Low RX current of 9.3 mA, 100nA register retention
- ◆ Fully integrated synthesizer with a resolution of 61 Hz
- ◆ FSK, GFSK, MSK, GMSK and OOK modulations
- ◆ Built-in Bit Synchronizer performing Clock Recovery
- ◆ Sync Word Recognition
- ◆ Preamble detection
- ◆ io-homecontrol<sup>®</sup> features
- ◆ 115 dB+ Dynamic Range RSSI
- ◆ Automatic RF Sense with ultra-fast AFC
- ◆ Packet engine up to 255 bytes with CRC
- ◆ Built-in temperature sensor and Low Battery indicator

### APPLICATIONS

- ◆ Automated Meter Reading
- ◆ Wireless Sensor Networks
- ◆ Home and Building Automation
- ◆ Wireless Alarm and Security Systems
- ◆ Industrial Monitoring and Control

### KEY PRODUCT FEATURES

- ◆ +20 dBm - 100 mW Constant RF output vs. Vsupply
- ◆ +14 dBm high efficiency PA
- ◆ Programmable bit rate up to 300kbps

### ORDERING INFORMATION

Part Number	Delivery	MOQ / Multiple
SX1232IMLTRT	Tape & Reel	3000 pieces
SX1232BIMLTRT	Tape & Reel	3000 pieces

- ◆ QFN 24 Package - Operating Range [-40;+85°C]
- ◆ QFN28 Package - Operating Range [-40;+85°C]
- ◆ Pb-free, Halogen free, RoHS/WEEE compliant product

**Table of Contents**

<i>Section</i>	<i>Page</i>
1. General Description .....	9
1.1. Simplified Block Diagram .....	9
1.2. Pin and Marking Diagram .....	10
1.3. Pin Description .....	11
2. Electrical Characteristics.....	13
2.1. ESD Notice.....	13
2.2. Absolute Maximum Ratings .....	13
2.3. Operating Range.....	13
2.4. Chip Specification .....	14
2.4.1. Power Consumption .....	14
2.4.2. Frequency Synthesis.....	14
2.4.3. Receiver .....	15
2.4.4. Transmitter .....	16
2.4.5. Digital Specification .....	17
3. Chip Description.....	18
3.1. Power Supply Strategy.....	19
3.2. Low Battery Detector.....	19
3.3. Frequency Synthesis .....	20
3.3.1. Reference Oscillator .....	20
3.3.2. CLKOUT Output .....	20
3.3.3. PLL Architecture.....	20
3.3.4. RC Oscillator .....	22
3.4. Transmitter Description .....	23
3.4.1. Architecture Description .....	23
3.4.2. Bit Rate Setting .....	23
3.4.3. FSK Modulation.....	24
3.4.4. OOK Modulation.....	25
3.4.5. Modulation Shaping.....	25
3.4.6. RF Power Amplifiers.....	25
3.4.7. High Power +20dBm Operation .....	26
3.4.8. Over Current Protection .....	27
3.5. Receiver Description .....	28
3.5.1. Overview .....	28
3.5.2. Automatic Gain Control - AGC .....	28
3.5.3. RSSI .....	29
3.5.4. Channel Filter .....	30
3.5.5. FSK Demodulator .....	31
3.5.6. OOK Demodulator .....	31
3.5.7. Bit Synchronizer .....	34

3.5.8. Frequency Error Indicator.....	34
3.5.9. AFC .....	35
3.5.10. Preamble Detector .....	36
3.5.11. Image Rejection Mixer.....	36
3.5.12. Image and RSSI Calibration .....	36
3.6. Temperature Measurement.....	37
3.7. Timeout Function .....	38
4. Operating Modes .....	39
4.1. General Overview .....	39
4.2. Startup Times.....	39
4.2.1. Transmitter Startup Time .....	40
4.2.2. Receiver Startup Time.....	40
4.2.3. Time to RSSI Evaluation .....	41
4.2.4. Tx to Rx Turnaround Time .....	41
4.2.5. Rx to Tx .....	41
4.2.6. Receiver Hopping, Rx to Rx .....	42
4.2.7. Tx to Tx .....	42
4.3. Receiver Startup Options .....	43
4.4. Receiver Restarting Methods.....	43
4.4.1. Restart Upon User Request .....	43
4.4.2. Automatic Restart after valid Packet Reception .....	44
4.4.3. Automatic Restart when Packet Collision is Detected.....	44
4.5. Top Level Sequencer .....	45
4.5.1. Sequencer States.....	45
4.5.2. Sequencer Transitions .....	46
4.5.3. Timers .....	47
4.5.4. Sequencer State Machine .....	48
5. Data Processing.....	49
5.1. Overview .....	49
5.1.1. Block Diagram .....	49
5.1.2. Data Operation Modes .....	49
5.2. Control Block Description.....	50
5.2.1. SPI Interface.....	50
5.2.2. FIFO .....	51
5.2.3. Sync Word Recognition.....	52
5.2.4. Packet Handler .....	53
5.2.5. Control.....	53
5.3. Digital IO Pins Mapping .....	54
5.4. Continuous Mode .....	55
5.4.1. General Description.....	55
5.4.2. Tx Processing.....	55
5.4.3. Rx Processing .....	56

5.5.	Packet Mode .....	56
5.5.1.	General Description .....	56
5.5.2.	Packet Format .....	57
5.5.3.	Tx Processing .....	60
5.5.4.	Rx Processing .....	60
5.5.5.	Handling Large Packets .....	61
5.5.6.	Packet Filtering .....	61
5.5.7.	DC-Free Data Mechanisms .....	63
5.5.8.	Beacon Tx Mode .....	64
5.6.	io-homecontrol® Compatibility Mode .....	64
6.	Description of the Registers .....	65
6.1.	Register Table Summary .....	65
6.2.	Register Map .....	68
7.	Application Information .....	82
7.1.	Crystal Resonator Specification .....	82
7.2.	Reset of the Chip .....	82
7.2.1.	POR .....	82
7.2.2.	Manual Reset .....	83
7.3.	Reference Designs .....	83
7.4.	Top Sequencer: Listen Mode Examples .....	86
7.4.1.	Wake on Preamble Interrupt .....	86
7.4.2.	Wake on SyncAddress Interrupt .....	88
7.5.	Top Sequencer: Beacon Mode .....	91
7.5.1.	Timing diagram .....	91
7.5.2.	Sequencer Configuration .....	91
7.6.	Example CRC Calculation .....	93
7.7.	Example Temperature Reading .....	94
8.	Packaging Information .....	95
8.1.	Package Outline Drawing .....	95
8.2.	Recommended Land Pattern .....	97
8.3.	Thermal Impedance .....	98
8.4.	Tape & Reel Specification .....	98
9.	Revision History .....	99

**List of Figures**

<i>Section</i>	<i>Page</i>
Figure 1. Block Diagram .....	9
Figure 2. Pin Diagram SX1232 & SX1232B .....	10
Figure 3. Marking Diagram SX1232 & SX1232B .....	10
Figure 4. Simplified SX1232 Block Schematic Diagram .....	18
Figure 5. TCXO Connection .....	20
Figure 6. Typical Phase Noise Performances of the Low Consumption and Low Phase Noise PLLs. ....	21
Figure 7. RF Front-end Architecture Shows the Internal PA Configuration. ....	23
Figure 8. Receiver Block Diagram .....	28
Figure 9. AGC Steps Definition .....	29
Figure 10. OOK Peak Demodulator Description .....	31
Figure 11. Floor Threshold Optimization .....	32
Figure 12. Bit Synchronizer Description .....	34
Figure 13. Temperature Sensor Response .....	37
Figure 14. Startup Process .....	39
Figure 15. Time to Rssi Sample .....	41
Figure 16. Tx to Rx Turnaround .....	41
Figure 17. Rx to Tx Turnaround .....	41
Figure 18. Receiver Hopping .....	42
Figure 19. Transmitter Hopping .....	42
Figure 20. Timer1 and Timer2 Mechanism .....	47
Figure 21. Sequencer State Machine .....	48
Figure 22. SX1232 Data Processing Conceptual View .....	49
Figure 23. SPI Timing Diagram (single access) .....	50
Figure 24. FIFO and Shift Register (SR) .....	51
Figure 25. FifoLevel IRQ Source Behavior .....	52
Figure 26. Sync Word Recognition .....	53
Figure 27. Continuous Mode Conceptual View .....	55
Figure 28. Tx Processing in Continuous Mode .....	55
Figure 29. Rx Processing in Continuous Mode .....	56
Figure 30. Packet Mode Conceptual View .....	57
Figure 31. Fixed Length Packet Format .....	58
Figure 32. Variable Length Packet Format .....	59
Figure 33. Unlimited Length Packet Format .....	59
Figure 34. Manchester Encoding/Decoding .....	63
Figure 35. Data Whitening Polynomial .....	64
Figure 36. POR Timing Diagram .....	82
Figure 37. Manual Reset Timing Diagram .....	83
Figure 38. Reference Design - Single RF Input/Output, High Efficiency PA .....	83
Figure 39. Reference Design - with Antenna Switch up to +20dBm .....	84

Figure 40. Reference Design - with Antenna Switch and High Efficiency PA .....	84
Figure 41. Reference Design - Single RF Input/Output, High Stability PA .....	85
Figure 42. Listen Mode: Principle .....	86
Figure 43. Listen Mode with No Preamble Received .....	86
Figure 44. Listen Mode with Preamble Received .....	87
Figure 45. Wake On PreambleDetect State Machine .....	87
Figure 46. Listen Mode with no SyncAddress Detected .....	88
Figure 47. Listen Mode with Preamble Received and no SyncAddress .....	89
Figure 48. Listen Mode with Preamble Received & Valid SyncAddress .....	89
Figure 49. Wake On SyncAddress State Machine .....	90
Figure 50. Beacon Mode Timing Diagram .....	91
Figure 51. Beacon Mode State Machine .....	91
Figure 52. Example CRC Code .....	93
Figure 53. Example Temperature Reading .....	94
Figure 54. Package Outline Drawing SX1232 .....	95
Figure 55. Package Outline Drawing SX1232B .....	96
Figure 56. Recommended Land Pattern SX1232 .....	97
Figure 57. Recommended Land Pattern SX1232B .....	97
Figure 58. Tape & Reel Specification for the SX1232 .....	98

**List of Tables**

<i>Section</i>	<i>Page</i>
Table 1. SX1232 Pinouts .....	11
Table 2. SX1232B Pinouts .....	12
Table 3. Absolute Maximum Ratings .....	13
Table 4. Operating Range .....	13
Table 5. Power Consumption Specification .....	14
Table 6. Frequency Synthesizer Specification .....	14
Table 7. Receiver Specification .....	15
Table 8. Transmitter Specification .....	16
Table 9. Digital Specification .....	17
Table 10. Bit Rate Examples .....	24
Table 11. Power Amplifier Mode Selection Truth Table .....	25
Table 12. High Power Settings .....	26
Table 13. Absolute Maximum Rating, +20dBm Operation .....	26
Table 14. Operating Range, +20dBm Operation .....	26
Table 15. Trimming of the OCP Current .....	27
Table 16. LNA Gain Control and Performances .....	28
Table 17. RssiSmoothing Options .....	30
Table 18. Available RxBw Settings .....	30
Table 19. Preamble Detector Settings .....	36
Table 20. RxTrigger Settings to Enable Timeout Interrupts .....	38
Table 21. Basic Transceiver Modes .....	39
Table 22. Receiver Startup Time Summary .....	40
Table 23. Receiver Startup Options .....	43
Table 24. Sequencer States .....	45
Table 25. Sequencer Transition Options .....	46
Table 26. Sequencer Timer Settings .....	47
Table 27. Status of FIFO when Switching Between Different Modes of the Chip .....	52
Table 28. DIO Mapping, Continuous Mode .....	54
Table 29. DIO Mapping, Packet Mode .....	54
Table 30. CRC Description .....	62
Table 31. Registers Summary .....	65
Table 32. Register Map .....	68
Table 33. Crystal Specification .....	82
Table 34. Listen Mode with PreambleDetect Condition Settings .....	87
Table 35. Listen Mode with PreambleDetect Condition Recommended DIO Mapping .....	88
Table 36. Listen Mode with SyncAddress Condition Settings .....	90
Table 37. Listen Mode with PreambleDetect Condition Recommended DIO Mapping .....	90
Table 38. Beacon Mode Settings .....	92
Table 39. Revision History .....	99



## Acronyms

BOM	Bill Of Materials	LSB	Least Significant Bit
BR	Bit Rate	MSB	Most Significant Bit
BW	Bandwidth	NRZ	Non Return to Zero
CCITT	Comité Consultatif International Téléphonique et Télégraphique - ITU	OOK	On Off Keying
CRC	Cyclic Redundancy Check	PA	Power Amplifier
DAC	Digital to Analog Converter	PCB	Printed Circuit Board
ETSI	European Telecommunications Standards Institute	PLL	Phase-Locked Loop
FCC	Federal Communications Commission	POR	Power On Reset
Fdev	Frequency Deviation	RBW	Resolution BandWidth
FIFO	First In First Out	RF	Radio Frequency
FIR	Finite Impulse Response	RSSI	Received Signal Strength Indicator
FS	Frequency Synthesizer	Rx	Receiver
FSK	Frequency Shift Keying	SAW	Surface Acoustic Wave
GUI	Graphical User Interface	SPI	Serial Peripheral Interface
IC	Integrated Circuit	SR	Shift Register
ID	IDentificator	Stby	Standby
IF	Intermediate Frequency	Tx	Transmitter
IRQ	Interrupt ReQuest	uC	Microcontroller
ITU	International Telecommunication Union	VCO	Voltage Controlled Oscillator
LFSR	Linear Feedback Shift Register	XO	Crystal Oscillator
LNA	Low Noise Amplifier	XOR	eXclusive OR
LO	Local Oscillator		

This product datasheet contains a detailed description of the SX1232 performance and functionality. Please consult the Semtech website for the latest updates or errata.

### 1. General Description

The SX1232 is a single-chip integrated circuit ideally suited for today's high performance ISM band RF applications. The SX1232's advanced feature set includes a state-of-the-art packet engine and top level sequencer. In conjunction with a 64 byte FIFO, these automate the entire process of packet transmission, reception and acknowledgment without incurring the consumption penalty common to many transceivers that feature an on-chip MCU. Being easily configurable, it greatly simplifies system design and reduces external MCU workload to an absolute minimum. The high level of integration reduces the external BoM to passive decoupling and impedance matching components. It is intended for use as a high-performance, low-cost FSK and OOK RF transceiver for robust, frequency agile, half-duplex, bi-directional RF links. Where stable and constant RF performance is required over the full operating range of the device down to 1.8V the receiver and PA are fully regulated. For transmit intensive applications - a high efficiency PA can be selected to optimize the current consumption.

The SX1232 is intended for applications requiring high sensitivity and low receive current. Coupling the digital state machine with an RF front end capable of delivering a link budget of 143dB (-123dBm sensitivity in conjunction with +20dBm Pout). The SX1232 complies with both ETSI and FCC regulatory requirements and is available in a 5 x 5 mm QFN 24 lead package. The low-IF architecture of the SX1232 is well suited for low modulation index and narrow band operation.

#### 1.1. Simplified Block Diagram




Figure 1. Block Diagram

### 1.2. Pin and Marking Diagram

The following diagram shows the pin arrangement of the QFN package, top view.




Figure 2. Pin Diagram SX1232 & SX1232B



Figure 3. Marking Diagram SX1232 & SX1232B

Notes nnnnnn refers to the part number  
 vwww refers to the date code  
 xxxxxx refer to Semtech Lot No.

### 1.3. Pin Description

Table 1 SX1232 Pinouts

Number	Name	Type	Description
0	GROUND	-	Exposed ground pad
1	VBAT1	-	Supply voltage
2	VR_ANA	-	Regulated supply voltage for analogue circuitry
3	VR_DIG	-	Regulated supply voltage for digital blocks
4	XTA	I/O	XTAL connection or TCXO input
5	XTB	I/O	XTAL connection
6	RESET	I/O	Reset trigger input
7	DIO0	I/O	Digital I/O, software configured
8	DIO1/DCLK	I/O	Digital I/O, software configured
9	DIO2/DATA	I/O	Digital I/O, software configured
10	DIO3	I/O	Digital I/O, software configured
11	DIO4	I/O	Digital I/O, software configured
12	DIO5	I/O	Digital I/O, software configured
13	VBAT2	-	Supply voltage
14	GND	-	Ground
15	SCK	I	SPI Clock input
16	MISO	O	SPI Data output
17	MOSI	I	SPI Data input
18	NSS	I	SPI Chip select input
19	RXTX	O	Rx/Tx switch control: high in Tx
20	RFO	O	RF output
21	RFI	I	RF input
22	GND	O	Ground
23	PA_BOOST	O	Optional high-power PA output
24	VR_PA	O	Regulated supply for the PA

*Table 2 SX1232B Pinouts*

Number	Name	Type	Description
0	GROUND	-	Exposed ground pad
1	VBAT1	-	Supply voltage
2	VR_ANA	-	Regulated supply voltage for analogue circuitry
3	VR_DIG	-	Regulated supply voltage for digital blocks
4	XTA	I/O	XTAL connection or TCXO input
5	XTB	I/O	XTAL connection
6	RESET	I/O	Reset trigger input
7	Not Connected		
8	Not Connected		
9	DIO0	I/O	Digital I/O, software configured
10	DIO1/DCLK	I/O	Digital I/O, software configured
11	DIO2/DCLK	I/O	Digital I/O, software configured
12	DIO3	I/O	Digital I/O, software configured
13	DIO4	I/O	Digital I/O, software configured
14	DIO5	I/O	Digital I/O, software configured
15	VBAT2	-	Supply voltage
16	GND	-	Ground
17	SCK	I	SPI Clock input
18	MISO	O	SPI Data output
19	MOSI	I	SPI Data input
20	NSS	I	SPI Chip select input
21	Not Connected		
22	Not Connected		
23	RXTX	O	Rx/Tx switch control: high in Tx
24	RFO	O	RF output
25	RFI	I	RF input
26	GND	0	Ground
27	PA_BOOST	0	Optional high-power PA output
28	VR_PA	0	Regulated supply for the PA

## 2. Electrical Characteristics

### 2.1. ESD Notice

The SX1232 is a high performance radio frequency device. It satisfies:

- ◆ Class 2 of the JEDEC standard JESD22-A114-B (Human Body Model) on all pins.
- ◆ Class III of the JEDEC standard JESD22-C101C (Charged Device Model) on all pins



It should thus be handled with all the necessary ESD precautions to avoid any permanent damage.

### 2.2. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

*Table 3 Absolute Maximum Ratings*

Symbol	Description	Min	Max	Unit
VDDmr	Supply Voltage	-0.5	3.9	V
Tmr	Temperature	-55	+115	°C
Tj	Junction temperature	-	+125	°C
Pmr	RF Input Level	-	+10	dBm

*Note Specific ratings apply to the +20dBm operation. Please refer to Section 3.4.7.*

### 2.3. Operating Range

*Table 4 Operating Range*

Symbol	Description	Min	Max	Unit
VDDop	Supply voltage	1.8	3.7	V
Top	Operational temperature range	-40	+85	°C
Clop	Load capacitance on digital ports	-	25	pF
ML	RF Input Level	-	+10	dBm

*Note A specific supply voltage range applies to the +20dBm operation. Please refer to Section 3.4.7.*

## 2.4. Chip Specification

The tables below give the electrical specifications of the transceiver under the following conditions: Supply voltage VBAT1=VBAT2=VDD=3.3 V, temperature = 25 °C, FXOSC = 32 MHz, F<sub>RF</sub> = 915 MHz, P<sub>out</sub> = +13dBm, 2-level FSK modulation without pre-filtering, FDA = 5 kHz, Bit Rate = 4.8 kb/s and terminated in a matched 50 Ohm impedance, unless otherwise specified. Matching as per Figure 38.

*Note Unless otherwise specified, the performance in the 868 MHz band is identical or better.*

### 2.4.1. Power Consumption

Table 5 Power Consumption Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
IDDSL	Supply current in Sleep mode		-	0.1	1	uA
IDDIDLE	Supply current in Idle mode	RC oscillator enabled	-	1.2	-	uA
IDDST	Supply current in Standby mode	Crystal oscillator enabled	-	1.3	1.5	mA
IDDFS	Supply current in Synthesizer mode	FSRx	-	4.5	-	mA
IDDR	Supply current in Receive mode	LnaBoost = 00	-	9.3	-	mA
IDDT	Supply current in Transmit mode with impedance matching	RFOP = +20 dBm, on PA_BOOST	-	125	-	mA
		RFOP = +17 dBm, on PA_BOOST	-	93	-	mA
		RFOP = +13 dBm, on RFO pin	-	28	-	mA
		RFOP = + 7 dBm, on RFO pin	-	18	-	mA

### 2.4.2. Frequency Synthesis

Table 6 Frequency Synthesizer Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
FR	Synthesizer frequency range	Programmable	862	-	1020	MHz
FXOSC	Crystal oscillator frequency	See section 7.1	-	32	-	MHz
TS_OSC	Crystal oscillator wake-up time	With crystal specified in section 7.1	-	250	-	us
TS_FS	Frequency synthesizer wake-up time to PllLock signal	From Standby mode	-	60	-	us
TS_HOP	Frequency synthesizer hop time at most 10 kHz away from the target frequency	200 kHz step	-	20	-	us
		1 MHz step	-	20	-	us
		5 MHz step	-	50	-	us
		7 MHz step	-	50	-	us
		12 MHz step	-	50	-	us
		20 MHz step	-	50	-	us
FSTEP	Frequency synthesizer step	FSTEP = FXOSC/2 <sup>19</sup>	-	61.0	-	Hz
FRC	RC Oscillator frequency	After calibration	-	62.5	-	kHz

BRF	Bit rate, FSK	Programmable values (1)	1.2	-	300	kbps
BRO	Bit rate, OOK	Programmable	1.2	-	32.768	kbps
BRA	Bit Rate Accuracy	ABS(wanted BR - available BR)	-	-	250	ppm
FDA	Frequency deviation, FSK (1)	Programmable FDA + BRF/2 =< 250 kHz	0.6	-	200	kHz

Note For Maximum Bit rate the maximum modulation index is 0.5

### 2.4.3. Receiver

All receiver tests are performed with RxBw = 10 kHz (Single Side Bandwidth) as programmed in *RegRxBw*, receiving a PN15 sequence. Sensitivities are reported for a 0.1% BER (with Bit Synchronizer enabled), unless otherwise specified. Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity, ACR, IIP2, IIP3 and AMR tests is set 3 dB above the receiver sensitivity level.

Table 7 Receiver Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
RFS_F	Direct tie of RFI and RFO pins, as shown in Figure 38. FSK sensitivity, highest LNA gain.	FDA = 5 kHz, BR = 1.2 kb/s FDA = 5 kHz, BR = 4.8 kb/s FDA = 40 kHz, BR = 38.4 kb/s* FDA = 20 kHz, BR = 38.4 kb/s** FDA = 62.5 kHz, BR = 250 kb/s***	- - - - -	-119 -115 -105 -106 -92	- - - - -	dBm dBm dBm dBm dBm
	Split RF paths, as shown in Figure 39, LnaBoost is turned on, the RF switch insertion loss is not accounted for.	FDA = 5 kHz, BR = 1.2 kb/s FDA = 5 kHz, BR = 4.8 kb/s FDA = 40 kHz, BR = 38.4 kb/s* FDA = 20 kHz, BR = 38.4 kb/s** FDA = 62.5 kHz, BR = 250 kb/s***	- - - - -	-123 -119 -110 -110 -97	- - - - -	dBm dBm dBm dBm dBm
RFS_O	OOK sensitivity, highest LNA gain Conditions of Figure 38	BR = 4.8 kb/s BR = 32 kb/s	- -	-117 -108	- -	dBm dBm
CCR	Co-Channel Rejection		-	-8	-	dB
ACR	Adjacent Channel Rejection	FDA = 2 kHz, BR = 1.2kb/s, RxBw = 5.2kHz Offset = +/- 25 kHz	-	54	-	dB
		FDA = 5 kHz, BR=4.8kb/s Offset = +/- 25 kHz Offset = +/- 50 kHz	- -	50 50	- -	dB dB
BI	Blocking Immunity	Offset = +/- 1 MHz	-	73	-	dB
		Offset = +/- 2 MHz	-	78	-	dB
		Offset = +/- 10 MHz	-	87	-	dB
AMR	AM Rejection, AM modulated interferer with 100% modulation depth, fm = 1 kHz, square	Offset = +/- 1 MHz	-	73	-	dB
		Offset = +/- 2 MHz	-	78	-	dB
		Offset = +/- 10 MHz	-	87	-	dB



IIP2	2nd order Input Intercept Point Unwanted tones are 20 MHz above the LO	Highest LNA gain	-	+57	-	dBm
IIP3	3rd order Input Intercept point Unwanted tones are 1MHz and 1.995 MHz above the LO	Highest LNA gain G1 LNA gain G2, 4dB sensitivity hit	- -	-12 -8	- -	dBm dBm
BW_SSB	Single Side channel filter BW	Programmable	2.7	-	250	kHz
IMR	Image Rejection	Wanted signal 3dB over sens BER=0.1%	-	48	-	dB
IMA	Image Attenuation		-	56	-	dB
DR_RSSI	RSSI Dynamic Range	AGC enabled	Min Max	-127 0	- -	dBm dBm

\*  $RxBw = 83 \text{ kHz}$  (Single Side Bandwidth)

\*\*  $RxBw = 50 \text{ kHz}$  (Single Side Bandwidth)

\*\*\*  $RxBw = 250 \text{ kHz}$  (Single Side Bandwidth)

#### 2.4.4. Transmitter

Table 8 Transmitter Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
RF_OP	RF output power in 50 ohms on RFO pin (High efficiency PA).	Programmable with steps Max Min	+11 -	+14 -1	- -	dBm dBm
$\Delta RF\_OP\_V$	RF output power stability on RFO pin versus voltage supply.	VDD = 2.5 V to 3.3 V VDD = 1.8 V to 3.7 V	- -	3 8	- -	dB dB
RF_OPH	RF output power in 50 ohms, on PA_BOOST pin (Regulated PA).	Programmable with 1dB steps Max Min	- -	+17 +2	- -	dBm dBm
RF_OPH_MAX	Max RF output power, on PA_BOOST pin	High power mode	-	+20	-	dBm
$\Delta RF\_OPH\_V$	RF output power stability on PA_BOOST pin versus voltage supply.	VDD = 2.4 V to 3.7 V	-	$\pm 1$	-	dB
$\Delta RF\_T$	RF output power stability versus temperature on both RF pins.	From T = -40 °C to +85 °C	-	+/-1	-	dB

PHN	Transmitter Phase Noise	Low Consumption PLL, 915 MHz 50kHz Offset	-	-102	-	dBc/ Hz
		400kHz Offset	-	-114	-	
		1MHz Offset	-	-120	-	
		Low Phase Noise PLL, 915 MHz 50kHz Offset	-	-106	-	dBc/ Hz
		400kHz Offset	-	-117	-	
		1MHz Offset	-	-122	-	
ACP	Transmitter adjacent channel power (measured at 25 kHz offset)	BT=1. Measurement conditions as defined by EN 300 220-1 V2.3.1	-	-	-37	dBm
TS_TR	Transmitter wake up time, to the first rising edge of DCLK	Frequency Synthesizer enabled, PaRamp = 10us, BR = 4.8 kb/s	-	120	-	us

#### 2.4.5. Digital Specification

Conditions: Temp = 25°C, VDD = 3.3V, FXOSC = 32 MHz, unless otherwise specified.

Table 9 Digital Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	Digital input level high		0.8	-	-	VDD
V <sub>IL</sub>	Digital input level low		-	-	0.2	VDD
V <sub>OH</sub>	Digital output level high	I <sub>max</sub> = 1 mA	0.9	-	-	VDD
V <sub>OL</sub>	Digital output level low	I <sub>max</sub> = -1 mA	-	-	0.1	VDD
F <sub>SCK</sub>	SCK frequency		-	-	10	MHz
t <sub>ch</sub>	SCK high time		50	-	-	ns
t <sub>cl</sub>	SCK low time		50	-	-	ns
t <sub>rise</sub>	SCK rise time		-	5	-	ns
t <sub>fall</sub>	SCK fall time		-	5	-	ns
t <sub>setup</sub>	MOSI setup time	from MOSI change to SCK rising edge	30	-	-	ns
t <sub>hold</sub>	MOSI hold time	from SCK rising edge to MOSI change	20	-	-	ns
t <sub>nsetup</sub>	NSS setup time	from NSS falling edge to SCK rising edge	30	-	-	ns
t <sub>nhold</sub>	NSS hold time	from SCK falling edge to NSS rising edge, normal mode	100	-	-	ns
t <sub>nhigh</sub>	NSS high time between SPI accesses		20	-	-	ns
T <sub>DATA</sub>	DATA hold and setup time		250	-	-	ns

### 3. Chip Description

This section describes in depth the architecture of the SX1232 low-power, highly integrated transceiver. The following figure shows a simplified block diagram of the SX1232.




Figure 4. Simplified SX1232 Block Schematic Diagram

SX1232 is a half-duplex, low-IF transceiver. Here the received RF signal is first amplified by the LNA. The LNA input is single ended to minimise the external BoM and for ease of design. Following the LNA output, the conversion to differential is made to improve the second order linearity and harmonic rejection. The signal is then down-converted to in-phase (I) and quadrature (Q) components at the intermediate frequency (IF) by the mixer stage. A pair of sigma delta ADCs then perform data conversion, with all subsequent signal processing and demodulation performed in the digital domain. The digital state machine also controls the automatic frequency correction (AFC), received signal strength indicator (RSSI) and automatic gain control (AGC). It also features the higher-level packet and protocol level functionality of the top level sequencer.

In the receiver operating mode two states of functionality are defined. Upon initial transition to receiver operating mode the receiver is in the 'receiver-enabled' state. In this state the receiver awaits for either the user defined valid preamble or RSSI detection criterion to be fulfilled. Once met the receiver enters 'receiver-active' state. In this second state the received signal is processed by the packet engine and top level sequencer.

The frequency synthesiser generates the local oscillator (LO) frequency for both receiver and transmitter. The PLL is optimized for user-transparent low lock time and fast auto-calibrating operation. In transmission, frequency modulation is performed digitally within the PLL bandwidth. It also features optional pre-filtering of the bit stream to improve spectral purity.

SX1232 features a pair of RF power amplifiers. The first, connected to RFO, can deliver up to +14 dBm, is unregulated for high power efficiency and can be connected directly to the RF receiver input via a pair of passive components to form a single antenna port high efficiency transceiver. The second PA, connected to the PA\_BOOST pin and can deliver up to +20 dBm via a dedicated matching network.

SX1232 also includes two timing references: an RC oscillator and a 32 MHz crystal oscillator.

All major parameters of the RF front end and digital state machine are fully configurable via an SPI interface which gives access to internal registers. This includes a mode auto sequencer that oversees the transition and calibration of the SX1232 between intermediate modes of operation in the fastest time possible.

### **3.1. Power Supply Strategy**

The SX1232 employs an advanced power supply scheme, which provides stable operating characteristics over the full temperature and voltage range of operation. This includes the full output power of +17dBm which is maintained from 1.8 to 3.7 V.

The SX1232 can be powered from any low-noise voltage source via pins VBAT1 and VBAT2. Decoupling capacitors should be connected, as suggested in the reference design, on VR\_PA, VR\_DIG and VR\_ANA pins to ensure a correct operation of the built-in voltage regulators.

### **3.2. Low Battery Detector**

A low battery detector is also included allowing the generation of an interrupt signal in response to passing a programmable threshold adjustable through the register *RegLowBat*. The interrupt signal can be mapped to any of the DIO pins, by programming *RegDioMapping*.

### 3.3. Frequency Synthesis

#### 3.3.1. Reference Oscillator

The crystal oscillator is the main timing reference of the SX1232. It is used as a reference for the frequency synthesizer and as a clock for the digital processing.

The XO startup time,  $TS\_OSC$ , depends on the actual XTAL being connected on pins XTA and XTB. The SX1232 optimizes the startup time and automatically triggers the PLL when the XO signal is stable.

An external clock can be used to replace the crystal oscillator, for instance a tight tolerance TCXO. To do so, *TcxoInputOn* in *RegTcxo* should be set to 1, and the external clock has to be provided on XTA (pin 4). XTB (pin 5) should be left open.

The peak-peak amplitude of the input signal must never exceed 1.8 V. Please consult your TCXO supplier for an appropriate value of decoupling capacitor,  $C_D$ .




Figure 5. TCXO Connection

#### 3.3.2. CLKOUT Output

The reference frequency, or a fraction of it, can be provided on DIO5 (pin 12) by modifying bits *ClkOut* in *RegDioMapping2*. Two typical applications of the CLKOUT output include:

- ◆ To provide a clock output for a companion processor, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode except Sleep mode and is automatically enabled at power on reset.
- ◆ To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

*Note* to minimize the current consumption of the SX1232, please ensure that the CLKOUT signal is disabled when not required.

#### 3.3.3. PLL Architecture

The local oscillator of the SX1232 is derived from a fractional-N PLL that is referenced to the crystal oscillator circuit. Two PLLs are available for transmit mode operation - either low phase noise or low current consumption to maximize either transmit power consumption or transmit spectral purity. Both PLLs feature a programmable bandwidth setting where one of four discrete preset bandwidths may be accessed. For reference the relative performance of both low consumption and low phase noise PLL, for each programmable bandwidth setting, is shown in the following figure.




Figure 6. Typical Phase Noise Performances of the Low Consumption and Low Phase Noise PLLs.

Note in receive mode, only the low consumption PLL is available.

The SX1232 PLL embeds a 19-bit sigma-delta modulator and its frequency resolution, constant over the whole frequency range, and is given by:

$$F_{STEP} = \frac{F_{XOSC}}{2^{19}}$$

The carrier frequency is programmed through  $RegFrF$ , split across addresses 0x06 to 0x08:

$$F_{RF} = F_{STEP} \times Frf(23,0)$$

*Note* The  $FrF$  setting is split across 3 bytes. A change in the center frequency will only be taken into account when the least significant byte  $FrFLsb$  in  $RegFrFLsb$  is written. This allows for more complex modulation schemes such as  $m$ -ary FSK, where frequency modulation is achieved by changing the programmed RF frequency.

### 3.3.4. RC Oscillator

All timings in the low-power state of the Top Level Sequencer rely on the accuracy of the internal low-power RC oscillator. This oscillator is automatically calibrated at the device power-up, and it is a user-transparent process.

For applications enduring large temperature variations, and for which the power supply is never removed, RC calibration can be performed upon user request.  $RcCalStart$  in  $RegOsc$  triggers this calibration, and the flag  $RcCalDone$  will be set automatically when the calibration is over.

### 3.4. Transmitter Description

The transmitter of SX1232 comprises the frequency synthesizer, modulator and power amplifier blocks, together with the DC biasing and ramping functionality that is provided through the VR\_PA block.

#### 3.4.1. Architecture Description

The architecture of the RF front end is shown in the following diagram. Here we see that the unregulated PA0 is connected to the RFO pin features a single low power amplifier device. The PA\_BOOST pin is connected to the internally regulated PA1 and PA2 circuits. Here PA2 is a high power amplifier that permits continuous operation up to +17 dBm and duty cycled operation up to +20 dBm. For full details of operation at +20 dBm please consult Section 3.4.7.




Figure 7. RF Front-end Architecture Shows the Internal PA Configuration.

#### 3.4.2. Bit Rate Setting

The bitrate setting is referenced to the crystal oscillator and provides a precise means of setting the bit (or equivalently chip) rate of the radio. In continuous transmit mode (Section 3.2.2) the data stream to be transmitted can be input directly to the modulator via pin 9 (DIO2/DATA) in an asynchronous manner, unless Gaussian filtering is used, in which case the DCLK signal on pin 10 (DIO1/DCLK) is used to synchronize the data stream. See section 3.4.5 for details on the Gaussian filter.

In Packet mode or in Continuous mode with Gaussian filtering enabled, the Bit Rate (BR) is controlled by bits *Bitrate* in *RegBitrateMsb* and *RegBitrateLsb*

$$BitRate = \frac{FXOSC}{BitRate(15,0) + \frac{BitrateFrac}{16}}$$

**Note** *BitrateFrac* bits have **no effect** (i.e. may be considered equal to 0) in **OOK** modulation mode

The quantity *BitrateFrac* is hence designed to allow very high precision (max. 250 ppm calculation error) for any bitrate in the programmable range. Table 10 below shows a range of standard bitrates and the accuracy to within which they may be reached.



*Table 10 Bit Rate Examples*

Type	BitRate (15:8)	BitRate (7:0)	(G)FSK (G)MSK	OOK	Actual BR (b/s)
Classical modem baud rates (multiples of 1.2 kbps)	0x68	0x2B	1.2 kbps	1.2 kbps	1200.015
	0x34	0x15	2.4 kbps	2.4 kbps	2400.060
	0x1A	0x0B	4.8 kbps	4.8 kbps	4799.760
	0x0D	0x05	9.6 kbps	9.6 kbps	9600.960
	0x06	0x83	19.2 kbps	19.2 kbps	19196.16
	0x03	0x41	38.4 kbps		38415.36
	0x01	0xA1	76.8 kbps		76738.60
	0x00	0xD0	153.6 kbps		153846.1
Classical modem baud rates (multiples of 0.9 kbps)	0x02	0x2C	57.6 kbps		57553.95
	0x01	0x16	115.2 kbps		115107.9
Round bit rates (multiples of 12.5, 25 and 50 kbps)	0x0A	0x00	12.5 kbps	12.5 kbps	12500.00
	0x05	0x00	25 kbps	25 kbps	25000.00
	0x80	0x00	50 kbps		50000.00
	0x01	0x40	100 kbps		100000.0
	0x00	0xD5	150 kbps		150234.7
	0x00	0xA0	200 kbps		200000.0
	0x00	0x80	250 kbps		250000.0
	0x00	0x6B	300 kbps		299065.4
Watch Xtal frequency	0x03	0xD1	32.768 kbps	32.768 kbps	32753.32

### 3.4.3. FSK Modulation

FSK modulation is performed inside the PLL bandwidth, by changing the fractional divider ratio in the feedback loop of the PLL. The large resolution of the sigma-delta modulator, allows for very narrow frequency deviation. The frequency deviation  $F_{DEV}$  is given by:

$$F_{DEV} = F_{STEP} \times Fdev(13,0)$$

To ensure a proper modulation, the following limit applies:

$$F_{DEV} + \frac{BR}{2} \leq (250)kHz$$

*Note no constraint applies to the modulation index of the transmitter, but the frequency deviation must be set between 600 Hz and 200 kHz.*

### 3.4.4. OOK Modulation

OOK modulation is applied by switching on and off the Power Amplifier. Digital control and smoothing are available to improve the transient power response of the OOK transmitter.

### 3.4.5. Modulation Shaping

Modulation shaping can be applied in both OOK and FSK modulation modes, to improve the narrowband response of the transmitter. Both shaping features are controlled with *PaRamp* bits in *RegPaRamp*.

- ◆ In FSK mode, a Gaussian filter with  $BT = 0.5$  or  $1$  is used to filter the modulation stream, at the input of the sigma-delta modulator. If the Gaussian filter is enabled when the SX1232 is in Continuous mode, DCLK signal on pin 10 (DIO1/ DCLK) will trigger an interrupt on the uC each time a new bit has to be transmitted. Please refer to section 5.4.2 for details.
- ◆ When OOK modulation is used, the PA bias voltages are ramped up and down smoothly when the PA is turned on and off, to reduce spectral splatter.

*Note* the transmitter must be restarted if the *ModulationShaping* setting is changed, in order to recalibrate the built-in filter.

### 3.4.6. RF Power Amplifiers

Three power amplifier blocks are embedded in the SX1232. The first one herein referred to as PA0, can generate high efficiency RF power into a 50 ohm load. The RF power is programmable between -1dBm and +14dBm. PA0 is connected to pin RFO (pin 22).

PA1 and PA2 are both connected to pin PA\_BOOST (pin 23). They can deliver up to +17 dBm in programmable step of 1dB to the antenna, a specific impedance matching / harmonic filtering design is required to ensure impedance transformation and regulatory compliance. The RF power is programmable between +2 dBm and +17 dBm. The high power mode allows to achieve fixed output power of +20dBm.

*Table 11 Power Amplifier Mode Selection Truth Table*

<i>PaSelect</i>	<i>Mode</i>	<i>Power Range</i>	<i>Pout Formula</i>
0	PA0 output on pin RFO	-1 to +14 dBm	-1 dBm + <i>OutputPower</i>
1	PA1 and PA2 combined on pin PA_BOOST	+2 to +17 dBm	+2 dBm + <i>OutputPower</i>
1	PA1+PA2 on PA_BOOST with high output power +20dBm settings (see 3.4.7)	+5 to +20 dBm	+5 dBm + <i>OutputPower</i>

- Notes*
- For +20dBm restrictions of operation, please consult the following section
  - To ensure correct operation at the highest power levels, please make sure to adjust the *OcpTrim* accordingly in *RegOcp*.
  - If *PA\_BOOST* pin is not used the pin can be left floating.