



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### SX1235 Transceiver

### EN300 220 Category 1 Compliant Transceiver



## GENERAL DESCRIPTION

The SX1235 is a highly integrated RF transceiver optimized for operation compliant with ETSI EN 300 220 receiver category 1. In conjunction with an external SAW filter the SX1235 is designed to pass the category 1 testing with substantial regulatory margin, simplifying end-user production test requirements. The SX1235 retains the highly integrated architecture of the SX123x family, minimizing external components while delivering the highest level of performance. For hybrid systems with non category 1 elements within an alarm system the SX1235 offers the advantage of programmable narrow-band and wide-band communication modes without the need to modify external components. This makes the SX1235 suitable for integrated home automation, security and alarm systems that require legacy compatibility.

## APPLICATIONS

- ◆ Category 1 Social Alarm Systems
- ◆ Category 1 Fire, Smoke and Toxic Gas Detection
- ◆ Category 1 Lone Worker Systems
- ◆ Home and Building Automation
- ◆ Wireless Alarm and Security Systems
- ◆ Industrial Monitoring and Control

## MARKETS

- ◆ Optimised for the EN 300-220-1 Category 1
- ◆ North America: FCC Part 15 and Japan: ARIB T-108

## KEY PRODUCT FEATURES

- ◆ High sensitivity: down to -123 dBm at 1.2 kbps
- ◆ High selectivity: 60 dB typ. ACR
- ◆ High linearity: 50 dB typ. of adjacent channel saturation
- ◆ 80 dB Blocking immunity, 100 dB with SAW
- ◆ Image rejection of over 45 dB
- ◆ Low current: Rx = 9.3 mA, 100nA register retention
- ◆ Programmable output power +20 dBm in 1 dB steps
- ◆ Optional high efficiency or fully regulated PA connections for reliable M2M performance and optimal battery lifetime
- ◆ Voltage operation from 1.8 to 3.7 V
- ◆ Narrowband integrated synthesizer with a resolution of 61 Hz
- ◆ FSK, GFSK, MSK, GMSK and OOK modulation
- ◆ Automated, fast frequency correction & timing recovery
- ◆ Over 115 dB Dynamic Range RSSI
- ◆ Packet engine with CRC 64 byte FIFO
- ◆ Preamble and RSSI based channel activity detection

## ORDERING INFORMATION

Part Number	Package	Delivery	MOQ / Multiple
SX1235IMLTRT	QFN24	Tape & Reel	3000 pieces

**Table of contents**

<b>Section</b>	<b>Page</b>
1. General Description .....	10
1.1. Simplified Block Diagram .....	10
1.2. Pin and Marking Diagram .....	11
1.3. Pin Description .....	12
2. Electrical Characteristics .....	13
2.1. ESD Notice .....	13
2.2. Absolute Maximum Ratings .....	13
2.3. Operating Range.....	13
2.4. ETSI Category 1 Specification .....	14
2.4.1. SAW Filter Specification.....	14
2.4.2. Category 1 Test Conditions.....	14
2.4.3. System Performance (Absolute Units) with a SAW as Defined in 2.4.1.....	14
2.4.4. System Performance (Regulatory Margin).....	15
2.4.5. Measurement Configuration for Category 1 Testing .....	15
2.4.6. 869 MHz Category 1 Reference Design Module SM1235 .....	16
2.5. Circuit Specification .....	18
2.5.1. Power Consumption .....	18
2.5.2. Frequency Synthesis.....	18
2.5.3. Receiver .....	19
2.5.4. Transmitter .....	20
2.5.5. Digital Specification .....	21
3. Chip Description .....	22
3.1. Power Supply Strategy .....	23
3.2. Low Battery Detector .....	23
3.3. Frequency Synthesis .....	24
3.3.1. Reference Oscillator.....	24
3.3.2. CLKOUT Output.....	24
3.3.3. PLL Architecture.....	24
3.3.4. RC Oscillator .....	26
3.4. Transmitter Description .....	27
3.4.1. Architecture Description .....	27
3.4.2. Bit Rate Setting .....	27
3.4.3. FSK Modulation.....	28
3.4.4. OOK Modulation.....	29
3.4.5. Modulation Shaping.....	29
3.4.6. RF Power Amplifiers.....	29
3.4.7. High Power +20 dBm Operation .....	30
3.4.8. Over Current Protection .....	31
3.5. Receiver Description .....	32

**Table of contents**

<b>Section</b>	<b>Page</b>
3.5.1. Overview .....	32
3.5.2. Automatic Gain Control - AGC .....	32
3.5.3. RSSI .....	33
3.5.4. Channel Filter .....	34
3.5.5. FSK Demodulator .....	35
3.5.6. OOK Demodulator .....	35
3.5.7. Bit Synchronizer .....	37
3.5.8. Frequency Error Indicator .....	37
3.5.9. AFC .....	39
3.5.10. Preamble Detector .....	39
3.5.11. Image Rejection Mixer .....	40
3.5.12. Image and RSSI Calibration .....	40
3.6. Temperature Measurement .....	40
3.7. Timeout Function .....	41
4. Operating Modes .....	42
4.1. General Overview .....	42
4.2. Startup Times .....	42
4.2.1. Transmitter Startup Time .....	43
4.2.2. Receiver Startup Time .....	43
4.2.3. Time to RSSI Evaluation .....	44
4.2.4. Tx to Rx Turnaround Time .....	44
4.2.5. Rx to Tx .....	44
4.2.6. Receiver Hopping, Rx to Rx .....	45
4.2.7. Tx to Tx .....	45
4.3. Receiver Startup Options .....	46
4.4. Receiver Restarting Methods .....	46
4.4.1. Restart Upon User Request .....	46
4.4.2. Automatic Restart after valid Packet Reception .....	47
4.4.3. Automatic Restart when Packet Collision is Detected .....	47
4.5. Top Level Sequencer .....	48
4.5.1. Sequencer States .....	48
4.5.2. Sequencer Transitions .....	49
4.5.3. Timers .....	50
4.5.4. Sequencer State Machine .....	51
5. Data Processing .....	52
5.1. Overview .....	52
5.1.1. Block Diagram .....	52
5.1.2. Data Operation Modes .....	52
5.2. Control Block Description .....	53

**Table of contents**

<b>Section</b>	<b>Page</b>
5.2.1. SPI Interface.....	53
5.2.2. FIFO .....	54
5.2.3. Sync Word Recognition .....	55
5.2.4. Packet Handler .....	56
5.2.5. Control.....	56
5.3. Digital IO Pins Mapping .....	57
5.4. Continuous Mode .....	58
5.4.1. General Description.....	58
5.4.2. Tx Processing.....	58
5.4.3. Rx Processing .....	59
5.5. Packet Mode .....	59
5.5.1. General Description.....	59
5.5.2. Packet Format .....	60
5.5.3. Tx Processing.....	63
5.5.4. Rx Processing .....	63
5.5.5. Handling Large Packets .....	64
5.5.6. Packet Filtering.....	64
5.5.7. DC-Free Data Mechanisms .....	66
5.5.8. Beacon Tx Mode .....	67
5.6. io-homecontrol® Compatibility Mode .....	67
6. Description of the Registers.....	68
6.1. Register Table Summary .....	68
6.2. Register Map .....	71
7. Application Information .....	85
7.1. Crystal Resonator Specification .....	85
7.2. Reset of the Chip .....	85
7.2.1. POR.....	85
7.2.2. Manual Reset .....	86
7.3. Reference Designs .....	86
7.4. Top Sequencer: Listen Mode Examples .....	89
7.4.1. Wake on Preamble Interrupt .....	89
7.4.2. Wake on SyncAddress Interrupt.....	91
7.5. Top Sequencer: Beacon Mode .....	94
7.5.1. Timing diagram.....	94
7.5.2. Sequencer Configuration.....	94
7.6. Example CRC Calculation .....	96
7.7. Example Temperature Reading .....	97
7.8. ETSI Category 1 Quick Start.....	98
7.8.1. PLL Settings.....	98

**Table of contents**

<b>Section</b>	<b>Page</b>
7.8.2. Channel Filter Settings .....	98
7.8.3. Image Frequency .....	100
7.8.4. TCXO Settings .....	100
8. Packaging Information .....	101
8.1. Package Outline Drawing .....	101
8.2. Recommended Land Pattern .....	101
8.3. Thermal Impedance .....	102
8.4. Tape & Reel Specification.....	102
9. Revision History.....	103

## List of Figures

Figure 1. Block Diagram .....	10
Figure 2. Pin Diagram .....	11
Figure 3. Marking Diagram .....	11
Figure 4. SAW Filter Performance Mask for Guaranteed Category 1 Compliance. ....	14
Figure 5. Measurement configuration used for testing of the SX1235 reference design. ....	15
Figure 6. Circuit schematic of the SX1235 reference design used for regulatory testing. ....	16
Figure 7. SX1235 Reference Design PCB Layout, Gives both +20 dBm RF Output Tx and Category 1 Rx. ....	17
Figure 8. Simplified SX1235 Block Schematic Diagram .....	22
Figure 9. TCXO Connection .....	24
Figure 10. Typical Phase Noise Performances of the Low Consumption and Low Phase Noise PLLs. ....	25
Figure 11. RF Front-end Architecture Shows the Internal PA Configuration. ....	27
Figure 12. Receiver Block Diagram .....	32
Figure 13. AGC Steps Definition .....	33
Figure 14. OOK Peak Demodulator Description .....	35
Figure 15. Floor Threshold Optimization .....	36
Figure 16. Bit Synchronizer Description .....	37
Figure 17. FEI Process .....	38
Figure 18. Temperature Sensor Response .....	41
Figure 19. Startup Process .....	42
Figure 20. Time to Rssi Sample .....	44
Figure 21. Tx to Rx Turnaround .....	44
Figure 22. Rx to Tx Turnaround .....	44
Figure 23. Receiver Hopping .....	45
Figure 24. Transmitter Hopping .....	45
Figure 25. Timer1 and Timer2 Mechanism .....	50
Figure 26. Sequencer State Machine .....	51
Figure 27. SX1235 Data Processing Conceptual View .....	52
Figure 28. SPI Timing Diagram (single access) .....	53
Figure 29. FIFO and Shift Register (SR) .....	54
Figure 30. FifoLevel IRQ Source Behavior .....	55
Figure 31. Sync Word Recognition .....	56
Figure 32. Continuous Mode Conceptual View .....	58
Figure 33. Tx Processing in Continuous Mode .....	58
Figure 34. Rx Processing in Continuous Mode .....	59
Figure 35. Packet Mode Conceptual View .....	60
Figure 36. Fixed Length Packet Format .....	61
Figure 37. Variable Length Packet Format .....	62
Figure 38. Unlimited Length Packet Format .....	62
Figure 39. Manchester Encoding/Decoding .....	66
Figure 40. Data Whitening Polynomial .....	67
Figure 41. POR Timing Diagram .....	85

Figure 42. Manual Reset Timing Diagram .....	86
Figure 43. Reference Design - Single RF Input/Output, High Efficiency PA .....	86
Figure 44. Reference Design - with Antenna Switch up to +20dBm .....	87
Figure 45. Reference Design - with Antenna Switch and High Efficiency PA .....	87
Figure 46. Reference Design - Single RF Input/Output, High Stability PA .....	88
Figure 47. Listen Mode: Principle .....	89
Figure 48. Listen Mode with No Preamble Received .....	89
Figure 49. Listen Mode with Preamble Received .....	90
Figure 50. Wake On PreambleDetect State Machine .....	90
Figure 51. Listen Mode with no SyncAddress Detected .....	91
Figure 52. Listen Mode with Preamble Received and no SyncAddress .....	92
Figure 53. Listen Mode with Preamble Received & Valid SyncAddress .....	92
Figure 54. Wake On SyncAddress State Machine .....	93
Figure 55. Beacon Mode Timing Diagram .....	94
Figure 56. Beacon Mode State Machine .....	94
Figure 57. Example CRC Code .....	96
Figure 58. Example Temperature Reading .....	97
Figure 59. SX1235 Optimised Phase Noise at 12.5 kHz and 25 kHz .....	98
Figure 60. SX1235 Filter Definitions and Conventions .....	99
Figure 61. SX1235 Spurious Image Response Frequency .....	100
Figure 62. Package Outline Drawing .....	101
Figure 63. Recommended Land Pattern .....	101
Figure 64. Tape & Reel Specification .....	102



## List of Tables

Table 1. SX1235 Pinouts .....	12
Table 2. Absolute Maximum Ratings .....	13
Table 3. Operating Range .....	13
Table 4. Absolute Performance of the SX1235 Reference Design. ....	14
Table 5. SX1235 Reference Design Regulatory Margin to the Category 1 Test Limits. ....	15
Table 6. Power Consumption Specification .....	18
Table 7. Frequency Synthesizer Specification .....	18
Table 8. Receiver Specification .....	19
Table 9. Transmitter Specification .....	20
Table 10. Digital Specification .....	21
Table 11. Bit Rate Examples .....	28
Table 12. Power Amplifier Mode Selection Truth Table .....	29
Table 13. High Power Settings .....	30
Table 14. Absolute Maximum Rating, +20 dBm Operation .....	30
Table 15. Operating Range, +20dBm Operation .....	30
Table 16. Trimming of the OCP Current .....	31
Table 17. LNA Gain Control and Performances .....	32
Table 18. RssiSmoothing Options .....	34
Table 19. Available RxBw Settings .....	34
Table 20. Preamble Detector Settings .....	39
Table 21. RxTrigger Settings to Enable Timeout Interrupts .....	41
Table 22. Basic Transceiver Modes .....	42
Table 23. Receiver Startup Time Summary .....	43
Table 24. Receiver Startup Options .....	46
Table 25. Sequencer States .....	48
Table 26. Sequencer Transition Options .....	49
Table 27. Sequencer Timer Settings .....	50
Table 28. Status of FIFO when Switching Between Different Modes of the Chip .....	55
Table 29. DIO Mapping, Continuous Mode .....	57
Table 30. DIO Mapping, Packet Mode .....	57
Table 31. CRC Description .....	65
Table 32. Registers Summary .....	68
Table 33. Register Map .....	71
Table 34. Crystal Specification .....	85
Table 35. Listen Mode with PreambleDetect Condition Settings .....	90
Table 36. Listen Mode with PreambleDetect Condition Recommended DIO Mapping .....	91
Table 37. Listen Mode with SyncAddress Condition Settings .....	93
Table 38. Listen Mode with PreambleDetect Condition Recommended DIO Mapping .....	93
Table 39. Beacon Mode Settings .....	95
Table 40. Category 1 Narrowband Filter Settings for SX1235 .....	99
Table 41. SX1235 Image and Intermediate Frequency Values. ....	100

Table 42. Revision History ..... 103

This product datasheet contains a detailed description of the SX1235 performance and functionality. Please consult the Semtech website for the latest updates or errata.

## 1. General Description

The SX1235 is a single-chip integrated transceiver circuit that is optimized for EN 300 220-1 category 1 receiver applications. The fully integrated architecture of the transceiver is combined with an automated packet engine and top level sequencer. In conjunction with a 64 byte FIFO these automate the entire process of packet transmission, reception and acknowledgement without incurring the consumption penalty common to many transceivers that feature an on-chip MCUs. Being easily configurable, it greatly simplifies system design and reduces external MCU workload to a minimum. The small external BOM is limited to a quartz crystal frequency reference, passive decoupling, matching and filtering components.

SX1235 is intended for use as a high-performance, low-cost, FSK and OOK RF transceiver for robust, frequency agile, half-duplex, bidirectional RF links. Where stable and constant RF performance is required over the full operating range of the device down to 1.8 V the receiver and PA are fully regulated. For transmit intensive applications - a high efficiency PA can be selected to optimize the current consumption.

The SX1235 features high receiver sensitivity and low receive current, equating to a high link budget, 143dB (-123dBm sensitivity in conjunction with +20dBm Pout) and long battery life. The SX1235 complies with both ETSI and FCC regulatory requirements and is available in a 5 x 5 mm QFN 24 lead package.

### 1.1. Simplified Block Diagram




Figure 1. Block Diagram

### 1.2. Pin and Marking Diagram

The following diagram shows the pin arrangement of the QFN package, top view.




Figure 2. Pin Diagram




Figure 3. Marking Diagram

Notes *yyww* indicates the date code  
*xxxxxx.xxxxxx* refers to the lot number

### 1.3. Pin Description

Table 1 SX1235 Pinouts

Number	Name	Type	Description
0	GROUND	-	Exposed ground pad
1	VBAT1	-	Supply voltage
2	VR_ANA	-	Regulated supply voltage for analogue circuitry
3	VR_DIG	-	Regulated supply voltage for digital blocks
4	XTA	I/O	XTAL connection or TCXO input
5	XTB	I/O	XTAL connection
6	RESET	I/O	Reset trigger input
7	DIO0	I/O	Digital I/O, software configured
8	DIO1/DCLK	I/O	Digital I/O, software configured
9	DIO2/DATA	I/O	Digital I/O, software configured
10	DIO3	I/O	Digital I/O, software configured
11	DIO4	I/O	Digital I/O, software configured
12	DIO5	I/O	Digital I/O, software configured
13	VBAT2	-	Supply voltage
14	GND	-	Ground
15	SCK	I	SPI Clock input
16	MISO	O	SPI Data output
17	MOSI	I	SPI Data input
18	NSS	I	SPI Chip select input
19	RXTX	O	Rx/Tx switch control: high in Tx
20	RFO	O	RF output
21	RFI	I	RF input
22	GND	O	Ground
23	PA_BOOST	O	Optional high-power PA output
24	VR_PA	O	Regulated supply for the PA

## 2. Electrical Characteristics

### 2.1. ESD Notice

The SX1235 is a high performance radio frequency device. It satisfies:

- ◆ Class 2 of the JEDEC standard JESD22-A114-B (Human Body Model) on all pins.
- ◆ Class B of the JEDEC standard JESD22-A115-A (Machine Model) on all pins.
- ◆ Class IV of the JEDEC standard JESD22-C101C (Charged Device Model) on pins VR\_ANA, VR\_DIG, RFIO, PA\_BOOST, VR\_PA, Class III on all other pins.



ESD Precautions must be taken to avoid permanent damage.

### 2.2. Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

*Table 2 Absolute Maximum Ratings*

Symbol	Description	Min	Max	Unit
VDDmr	Supply Voltage	-0.5	3.9	V
Tmr	Temperature	-55	+115	°C
Tj	Junction temperature	-	+125	°C
Pmr	RF Input Level	-	+10	dBm

### 2.3. Operating Range

*Table 3 Operating Range*

Symbol	Description	Min	Max	Unit
VDDop	Supply voltage	1.8	3.7	V
Top	Operational temperature range	-40	+85	°C
Clop	Load capacitance on digital ports	-	25	pF
ML	RF Input Level	-	+10	dBm

## 2.4. ETSI Category 1 Specification

Functionality that complies with the ETSI EN300 220 Category 1 is only possible in conjunction with an external SAW filter. To this end the specification of the SAW filter and the corresponding overall system performance is given here.

### 2.4.1. SAW Filter Specification




Figure 4. SAW Filter Performance Mask for Guaranteed Category 1 Compliance.

### 2.4.2. Category 1 Test Conditions

All receiver tests are performed with receiver bandwidth = 3.9 kHz (Single Side Bandwidth) as programmed in RegRxBw, an AFC SSBW of 7.81 kHz (corresponds to a declared 18.7 kHz DSBW<sub>-20 dB</sub>) receiving a 3 kbps PN15 sequence with 2 kHz frequency deviation for a BER of 1% (bit synchronizer is enabled). The RF centre frequency is 869.21250 MHz.

Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity and ACR tests is set to -103.3 dBm (3 dB above the calculated sensitivity limit of -106.3 dBm). Saturation testing in both the adjacent channel and higher offsets is performed at -63.3 dBm (43 dB above the sensitivity limit of -106.3 dBm). PLL settings are as described in Section 7.8.1.

The reference circuit of Section 2.4.6 is used with a SAW filter for all measurements that respects the mask requirements of Figure 4. Category 1 performances are specified with a regulated 3.3 V supply and for operation at room temperature only.

### 2.4.3. System Performance (Absolute Units) with a SAW as Defined in 2.4.1

Table 4 Absolute Performance of the SX1235 Reference Design.

Symbol	Description	Conditions	Min	Typ	Max	Unit
C1_RFS_F	RF Sensitivity FSK		-	-110	-	dBm
C1_ACR	Adjacent Channel Rejection	±25 kHz	-47	-44	-	dBm
C1_ACS	Adjacent Channel Saturation	±25 kHz	-16.3	-13.3	-	dBm
C1_BI	Blocking Immunity	±2 MHz	-16.3	-7.5	-	dBm
		±10 MHz	-14.3	-7.5	-	dBm

Symbol	Description	Conditions	Min	Typ	Max	Unit	
C1_BS	Receiver Saturation		$\pm 2$ MHz	-14.3	-7.5	-	dBm
			$\pm 10$ MHz	-9.3	-7.5	-	dBm
C1_IMG	Image Rejection	(BW= 3.9 kHz or 7.81 kHz) -500 kHz	-58.3	-	-	dBm	

### 2.4.4. System Performance (Regulatory Margin)

Table 5 SX1235 Reference Design Regulatory Margin to the Category 1 Test Limits.

Symbol	Description	Conditions	Min	Typ	Max	Unit	
MC1_RFS_F	Margin to Sensitivity Limit		-	3.7	-	dB	
MC1_ACR	Margin to ACR Limit		$\pm 25$ kHz	3	6	-	dB
MC1_ACS	Margin to ACS Limit		$\pm 25$ kHz	3	6	-	dB
MC1_BI	Margin to Blocking Limit		$\pm 2$ MHz	3	12.5	-	dB
			$\pm 10$ MHz	5	12.5	-	dB
MC1_BS	Margin to Saturation Limit		$\pm 2$ MHz	5	12.5	-	dB
			$\pm 10$ MHz	10	12.5	-	dB
MC1_IMG	Margin to Image Rejection Limit	(BS = 3.9 kHz or 7.81 kHz) -500 kHz	10	-	-	dB	

### 2.4.5. Measurement Configuration for Category 1 Testing




Figure 5. Measurement configuration used for testing of the SX1235 reference design.



### 2.4.6. 869 MHz Category 1 Reference Design Module SM1235




Figure 6. Circuit schematic of the SX1235 reference design used for regulatory testing.





Figure 7. SX1235 Reference Design PCB Layout, Gives both +20 dBm RF Output Tx and Category 1 Rx.

## 2.5. Circuit Specification

The tables below give the electrical specifications of the transceiver under the following conditions: Supply voltage VBAT1= VBAT2 = VDD = 3.3 V, temperature = 25 °C,  $F_{XOSC} = 32$  MHz,  $F_{RF} = 868$  MHz, Pout = +13 dBm, 2-level FSK modulation without pre-filtering, FDA = 5 kHz, Bit Rate = 4.8 kbps and terminated in a matched 50 ohm impedance, unless otherwise specified.

*Note Unless otherwise specified, the performance in the 915 MHz band is identical.*

### 2.5.1. Power Consumption

*Table 6 Power Consumption Specification*

Symbol	Description	Conditions	Min	Typ	Max	Unit
IDDSL	Supply current in Sleep mode		-	0.1	1	uA
IDDIDLE	Supply current in Idle mode	RC oscillator enabled	-	1.2	-	uA
IDDST	Supply current in Standby mode	Crystal oscillator enabled	-	1.3	1.5	mA
IDDFS	Supply current in Synthesizer mode	FSRx	-	4.5	-	mA
IDDR	Supply current in Receive mode	<i>LnaBoost</i> = 00	-	9.3	-	mA
IDDT	Supply current in Transmit mode with impedance matching	RFOP = +20 dBm, on PA_BOOST	-	125	-	mA
		RFOP = +17 dBm, on PA_BOOST	-	93	-	mA
		RFOP = +13 dBm, on RFO pin	-	28	-	mA
		RFOP = + 7 dBm, on RFO pin	-	18	-	mA

### 2.5.2. Frequency Synthesis

*Table 7 Frequency Synthesizer Specification*

Symbol	Description	Conditions	Min	Typ	Max	Unit
FR	Synthesizer frequency range	Programmable	862	-	1020	MHz
FXOSC	Crystal oscillator frequency	See section 7.1	-	32	-	MHz
TS_OSC	Crystal oscillator wake-up time	With crystal specified in section 7.1	-	250	-	us
TS_FS	Frequency synthesizer wake-up time to Pll Lock signal	From Standby mode	-	60	-	us
TS_HOP	Frequency synthesizer hop time at most 10 kHz away from the target frequency	200 kHz step	-	20	-	us
		1 MHz step	-	20	-	us
		5 MHz step	-	50	-	us
		7 MHz step	-	50	-	us
		12 MHz step	-	50	-	us
		20 MHz step	-	50	-	us
		25 MHz step	-	50	-	us
FSTEP	Frequency synthesizer step	$FSTEP = FXOSC/2^{19}$	-	61.0	-	Hz
FRC	RC Oscillator frequency	After calibration	-	62.5	-	kHz

BRF	Bit rate, FSK	Programmable values (1)	1.2	-	300	kbps
BRO	Bit rate, OOK	Programmable	1.2	-	32.768	kbps
BRA	Bit Rate Accuracy	ABS (wanted BR - available BR)	-	-	250	ppm
FDA	Frequency deviation, FSK (1)	Programmable FDA + BRF/2 =< 250 kHz	0.6	-	200	kHz

Note For Maximum Bit rate the maximum modulation index is 1.

### 2.5.3. Receiver

All receiver tests are performed with RxBw = 10 kHz (Single Side Bandwidth) as programmed in *RegRxBw*, receiving a PN15 sequence. Sensitivities are reported for a 0.1% BER (with Bit Synchronizer enabled), unless otherwise specified. Blocking tests are performed with an unmodulated interferer. The wanted signal power for the Blocking Immunity, ACR, IIP2, IIP3 and AMR tests is set 3 dB above the receiver sensitivity level.

Table 8 Receiver Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
RFS_F	Direct tie of RFI and RFO pins, as shown in Figure 43. FSK sensitivity, highest LNA gain.	FDA = 5 kHz, BR = 1.2 kb/s	-	-119	-	dBm
		FDA = 5 kHz, BR = 4.8 kb/s	-	-115	-	dBm
FDA = 40 kHz, BR = 38.4 kb/s*		-	-105	-	dBm	
FDA = 20 kHz, BR = 38.4 kb/s**		-	-106	-	dBm	
FDA = 62.5 kHz, BR = 250 kb/s***		-	-92	-	dBm	
RFS_O	Split RF paths, as shown in Figure 44, LnaBoost is turned on, the RF switch insertion loss is not accounted for.	FDA = 5 kHz, BR = 1.2 kb/s	-	-123	-	dBm
		FDA = 5 kHz, BR = 4.8 kb/s	-	-119	-	dBm
		FDA = 40 kHz, BR = 38.4 kb/s*	-	-110	-	dBm
		FDA = 20 kHz, BR = 38.4 kb/s**	-	-110	-	dBm
		FDA = 62.5 kHz, BR = 250 kb/s***	-	-97	-	dBm
RFS_O	OOK sensitivity, highest LNA gain Conditions of Figure 43	BR = 4.8 kb/s BR = 32 kb/s	-	-117 -108	-	dBm dBm
CCR	Co-Channel Rejection		-	-8	-	dB
ACR	Adjacent Channel Rejection	FDA = 2 kHz, BR = 1.2kb/s, RxBw = 5.2kHz Offset = +/- 25 kHz	-	54	-	dB
		FDA = 5 kHz, BR=4.8kb/s Offset = +/- 25 kHz	-	50	-	dB
		Offset = +/- 50 kHz	-	50	-	dB
BI	Blocking Immunity	Offset = +/- 1 MHz	-	73	-	dB
		Offset = +/- 2 MHz	-	78	-	dB
		Offset = +/- 10 MHz	-	87	-	dB
AMR	AM Rejection, AM modulated interferer with 100% modulation depth, fm = 1 kHz, square	Offset = +/- 1 MHz	-	73	-	dB
		Offset = +/- 2 MHz	-	78	-	dB
		Offset = +/- 10 MHz	-	87	-	dB

IIP2	2nd order Input Intercept Point Unwanted tones are 20 MHz above the LO	Highest LNA gain	-	+57	-	dBm
IIP3	3rd order Input Intercept point Unwanted tones are 1MHz and 1.995 MHz above the LO	Highest LNA gain G1 LNA gain G2, 4 dB sensitivity hit	- -	-12 -8	- -	dBm dBm
BW_SSB	Single Side channel filter BW	Programmable	2.7	-	250	kHz
IMR	Image Rejection	Wanted signal 3dB over sens BER=0.1%	-	48	-	dB
IMA	Image Attenuation		-	56	-	dB
DR_RSSI	RSSI Dynamic Range	AGC enabled	Min Max	- -	-127 0	dBm dBm

\*  $RxBw = 83 \text{ kHz}$  (Single Side Bandwidth)

\*\*  $RxBw = 50 \text{ kHz}$  (Single Side Bandwidth)

\*\*\*  $RxBw = 250 \text{ kHz}$  (Single Side Bandwidth)

#### 2.5.4. Transmitter

Table 9 Transmitter Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
RF_OP	RF output power in 50 ohms on RFO pin (High efficiency PA).	Programmable with steps Max Min	+11 -	+14 -1	- -	dBm dBm
$\Delta_{RF\_OP\_V}$	RF output power stability on RFO pin versus voltage supply.	VDD = 2.5 V to 3.3 V VDD = 1.8 V to 3.7 V	- -	3 8	- -	dB dB
RF_OPH	RF output power in 50 ohms, on PA_BOOST pin (Regulated PA).	Programmable with 1 dB steps Max Min	- -	+17 +2	- -	dBm dBm
RF_OPH_MAX	Max RF output power, on PA_BOOST pin	High power mode	-	+20	-	dBm
$\Delta_{RF\_OPH\_V}$	RF output power stability on PA_BOOST pin versus voltage supply.	VDD = 2.4 V to 3.7 V	-	$\pm 1$	-	dB
$\Delta_{RF\_T}$	RF output power stability versus temperature on both RF pins.	From T = -40 °C to +85 °C	-	+/-1	-	dB
PHN	Transmitter Phase Noise	Low Consumption PLL, 915 MHz 50 kHz Offset 400 kHz Offset 1 MHz Offset	- - -	-102 -114 -120	- - -	dBc/ Hz
		Low Phase Noise PLL, 915 MHz 50 kHz Offset 400 kHz Offset 1 MHz Offset	- - -	-106 -117 -122	- - -	dBc/ Hz

ACP	Transmitter adjacent channel power (measured at 25 kHz off-set)	BT=1. Measurement conditions as defined by EN 300 220-1 V2.4.1	-	-	-37	dBm
TS_TR	Transmitter wake up time, to the first rising edge of DCLK	Frequency Synthesizer enabled, PaRamp = 10us, BR = 4.8 kb/s	-	120	-	us

### 2.5.5. Digital Specification

Conditions: Temp = 25°C, VDD = 3.3V, FXOSC = 32 MHz, unless otherwise specified.

Table 10 Digital Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
V <sub>IH</sub>	Digital input level high		0.8	-	-	VDD
V <sub>IL</sub>	Digital input level low		-	-	0.2	VDD
V <sub>OH</sub>	Digital output level high	I <sub>max</sub> = 1 mA	0.9	-	-	VDD
V <sub>OL</sub>	Digital output level low	I <sub>max</sub> = -1 mA	-	-	0.1	VDD
F <sub>SCK</sub>	SCK frequency		-	-	10	MHz
t <sub>ch</sub>	SCK high time		50	-	-	ns
t <sub>cl</sub>	SCK low time		50	-	-	ns
t <sub>rise</sub>	SCK rise time		-	5	-	ns
t <sub>fall</sub>	SCK fall time		-	5	-	ns
t <sub>setup</sub>	MOSI setup time	from MOSI change to SCK rising edge	30	-	-	ns
t <sub>hold</sub>	MOSI hold time	from SCK rising edge to MOSI change	20	-	-	ns
t <sub>nsetup</sub>	NSS setup time	from NSS falling edge to SCK rising edge	30	-	-	ns
t <sub>nhold</sub>	NSS hold time	from SCK falling edge to NSS rising edge, normal mode	100	-	-	ns
t <sub>nhigh</sub>	NSS high time between SPI accesses		20	-	-	ns
T <sub>DATA</sub>	DATA hold and setup time		250	-	-	ns

### 3. Chip Description

This section describes in depth the architecture of the SX1235 low-power, highly integrated ETSI category 1 compatible transceiver. The following figure shows a simplified block diagram of the SX1235.




Figure 8. Simplified SX1235 Block Schematic Diagram

SX1235 is a half-duplex, low-IF transceiver. Here the received RF signal is first amplified by the LNA. The LNA input is single ended to minimise the external BoM and for ease of design. Following the LNA output the conversion to differential is made to improve the second order linearity and harmonic rejection. The signal is then down-converted to in-phase (I) and quadrature (Q) components at the intermediate frequency (IF) by the mixer stage. A pair of sigma delta ADCs then perform data conversion, with all subsequent signal processing and demodulation performed in the digital domain. The digital state machine also controls the automatic frequency correction (AFC), received signal strength indicator (RSSI) and automatic gain control (AGC). It also features the higher-level packet and protocol level functionality of the top level sequencer.

In the receiver operating mode two states of functionality are defined. Upon initial transition to receiver operating mode the receiver is in the 'receiver-enabled' state. In this state the receiver awaits for either the user defined valid preamble or RSSI detection criterion to be fulfilled. Once met the receiver enters 'receiver-active' state. In this second state the received signal is processed by the packet engine and top level sequencer.

The frequency synthesiser generates the local oscillator (LO) frequency for both receiver and transmitter. The PLL is optimized for user-transparent, low lock time, fast auto-calibrating operation. In transmission, frequency modulation is performed digitally within the PLL bandwidth. SX1235 Also features optional pre-filtering of the bit stream to improve spectral purity.

SX1235 features a pair of RF power amplifiers. The first, connected to RFO, can deliver up to +14 dBm, is unregulated for high power efficiency and can be connected directly to the RF receiver input via a pair of passive components to form a single antenna port high efficiency transceiver. The second PA, connected to the PA\_BOOST pin and can deliver up to +20 dBm via a dedicated matching network.

SX1235 also includes two timing references: an RC oscillator and a 32 MHz crystal oscillator.

All major parameters of the RF front end and digital state machine are fully configurable via an SPI interface which gives access to internal registers. This includes a mode auto sequencer that oversees the transition and calibration of the SX1235 between intermediate modes of operation in the fastest time possible.

### **3.1. Power Supply Strategy**

The SX1235 employs an advanced power supply scheme, which provides stable operating characteristics over the full temperature and voltage range of operation. This includes the full output power of +17dBm which is maintained from 1.8 to 3.7 V.

The SX1235 can be powered from any low-noise voltage source via pins VBAT1 and VBAT2. Decoupling capacitors should be connected, as suggested in the reference design, on VR\_PA, VR\_DIG and VR\_ANA pins to ensure a correct operation of the built-in voltage regulators.

### **3.2. Low Battery Detector**

A low battery detector is also included allowing the generation of an interrupt signal in response to passing a programmable threshold adjustable through the register *RegLowBat*. The interrupt signal can be mapped to any of the DIO pins, by programming *RegDioMapping*.



### 3.3. Frequency Synthesis

#### 3.3.1. Reference Oscillator

The crystal oscillator is the main timing reference of the SX1235. It is used as a reference for the frequency synthesizer and as a clock for the digital processing.

The XO startup time,  $TS_{OSC}$ , depends on the actual XTAL being connected on pins XTA and XTB. The SX1232 optimizes the startup time and automatically triggers the PLL when the XO signal is stable.

An external clock can be used to replace the crystal oscillator, for instance a tight tolerance TCXO. To do so,  $TcxoInputOn$  in  $RegTcxo$  should be set to 1, and the external clock has to be provided on XTA (pin 4). XTB (pin 5) should be left open.

The peak-peak amplitude of the input signal must never exceed 1.8 V. Please consult your TCXO supplier for an appropriate value of decoupling capacitor,  $C_D$ .




Figure 9. TCXO Connection

#### 3.3.2. CLKOUT Output

The reference frequency, or a fraction of it, can be provided on DIO5 (pin 12) by modifying bits  $ClkOut$  in  $RegDioMapping2$ . Two typical applications of the CLKOUT output include:

- ◆ To provide a clock output for a companion processor, thus saving the cost of an additional oscillator. CLKOUT can be made available in any operation mode except Sleep mode and is automatically enabled at power on reset.
- ◆ To provide an oscillator reference output. Measurement of the CLKOUT signal enables simple software trimming of the initial crystal tolerance.

*Note* to minimize the current consumption of the SX1235, please ensure that the CLKOUT signal is disabled when not required.

#### 3.3.3. PLL Architecture

The local oscillator of the SX1235 is derived from a fractional-N PLL that is referenced to the crystal oscillator circuit. Two PLLs are available for transmit mode operation - either low phase noise or low current consumption to maximize either transmit power consumption or transmit spectral purity. Both PLLs feature a programmable bandwidth setting where one of four discrete preset bandwidths may be accessed. For reference the relative performance of both low consumption and low phase noise PLL, for each programmable bandwidth setting, is shown in the following figure.




Figure 10. Typical Phase Noise Performances of the Low Consumption and Low Phase Noise PLLs.

Note in receive mode, only the low consumption PLL is available.

The SX1235 PLL embeds a 19-bit sigma-delta modulator and its frequency resolution, constant over the whole frequency range, and is given by:

$$F_{STEP} = \frac{F_{XOSC}}{2^{19}}$$