



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






Figure A: SX1261/2 Block Diagram

General Description

SX1261 and SX1262 sub-GHz radio transceivers are ideal for long range wireless applications. Both devices are designed for long battery life with just 4.2 mA of active receive current consumption. The SX1261 can transmit up to +15 dBm and the SX1262 can transmit up to +22 dBm with highly efficient integrated power amplifiers.

These devices support LoRa® modulation for LPWAN use cases and (G)FSK modulation for legacy use cases. The devices are highly configurable to meet different application requirements utilizing the global LoRaWAN™ standard or proprietary protocols.

The devices are designed to comply with the physical layer requirements of the LoRaWAN™ specification released by the LoRa Alliance™.

The radio is suitable for systems targeting compliance with radio regulations including but not limited to ETSI EN 300 220, FCC CFR 47 Part 15, China regulatory requirements and the Japanese ARIB T-108. Continuous frequency coverage from 150 MHz to 960 MHz allows the support of all major sub-GHz ISM bands around the world.

Applications

The level of integration and the low consumption within SX1261/2 enable a new generation of Internet of Things applications.

- Smart meters
- Supply chain and logistics
- Building automation
- Agricultural sensors
- Smart cities
- Retail store sensors
- Asset tracking
- Street lights
- Parking sensors
- Environmental sensors
- Healthcare
- Safety and security sensors
- Remote control applications

Ordering Information

Part Number	Delivery	Minimum Order Quantity
SX1261IMLTRT	Tape & Reel	3'000 pieces
SX1262IMLTRT	Tape & Reel	3'000 pieces

QFN 24 Package, Pb-free, Halogen free, RoHS/WEEE compliant product.

Revision History

Version	ECO	Date	Modifications
1.0	039166	October 2017	First Release
1.1	040046	December 2017	Addition of a note "when using a TCXO" to explain the XTA cap value change with TCXO in chapter 4.1.3 XTAL Control Block New sub-chapter 5.1.5 "Considerations on the DC-DC Inductor Selection" Addition of a note recommending 12 symbols of LoRa preamble for optimal performances in chapter 6.1.1.1 Spreading Factor Addition of a note on SetLoRaSymbNumTimeout in chapter 9.6 Receive Mode Correction of RandomNumber Gen[] values in chapter 12.1 Register Map

Table of Contents

1. Architecture	11
2. Pin Connection	12
2.1 I/O Description	12
2.2 Package View	13
3. Specifications	14
3.1 ESD Notice	14
3.2 Absolute Maximum Ratings	14
3.3 Operating Range	14
3.4 Crystal Specifications	15
3.5 Electrical Specifications	15
3.5.1 Power Consumption	16
3.5.2 General Specifications	18
3.5.3 Receive Mode Specifications.....	19
3.5.4 Transmit Mode Specifications	21
3.5.5 Digital I/O Specifications	21
4. Circuit Description.....	22
4.1 Clock References	22
4.1.1 RC Frequency References.....	22
4.1.2 High-Precision Frequency Reference.....	22
4.1.3 XTAL Control Block	23
4.1.4 TCXO Control Block	24
4.2 Phase-Locked Loop (PLL)	24
4.3 Receiver	25
4.3.1 Intermediate Frequencies	25
4.4 Transmitter	26
4.4.1 SX1261 Power Amplifier Specifics.....	27
4.4.2 SX1262 Power Amplifier Specifics.....	29
4.4.3 Power Amplifier Summary.....	31
5. Power Distribution	32
5.1 Selecting DC-DC Converter or LDO Regulation	32
5.1.1 Option A: SX1261 with DC-DC Regulator	33
5.1.2 Option B: SX1261 with LDO Regulator	34
5.1.3 Option C: SX1262 with DC-DC Regulator	34
5.1.4 Option D: SX1262 with LDO Regulator.....	35
5.1.5 Consideration on the DC-DC Inductor Selection.....	35
5.2 Flexible DIO Supply	36
6. Modems	37
6.1 LoRa® Modem	37
6.1.1 Modulation Parameter	37
6.1.2 LoRa® Packet Engine	39
6.1.3 LoRa® Frame	40
6.1.4 LoRa® Time-on-Air.....	41
6.1.5 LoRa® Channel Activity Detection (CAD)	41

6.2 FSK Modem	42
6.2.1 Modulation Parameter	42
6.2.2 FSK Packet Engine.....	43
6.2.3 FSK Packet Format	44
7. Data Buffer	47
7.1 Principle of Operation	47
7.2 Data Buffer in Receive Mode	48
7.3 Data Buffer in Transmit Mode	48
7.4 Using the Data Buffer	48
8. Digital Interface and Control.....	49
8.1 Reset	49
8.2 SPI Interface	49
8.2.1 SPI Timing When the Transceiver is in Active Mode.....	49
8.2.2 SPI Timing When the Transceiver Leaves Sleep Mode	50
8.3 Multi-Purpose Digital Input/Output (DIO)	51
8.3.1 BUSY Control Line	51
8.3.2 Digital Input/Output	53
8.4 Digital Interface Status versus Chip modes	53
8.5 IRQ Handling	54
9. Operational Modes	55
9.1 Startup	55
9.2 Calibrate	55
9.2.1 Image Calibration for Specific Frequency Bands.....	55
9.3 Sleep Mode	56
9.4 Standby (STDBY) Mode	56
9.5 Frequency Synthesis (FS) Mode	57
9.6 Receive (RX) Mode	57
9.7 Transmit (TX) Mode	58
9.7.1 PA Ramping.....	58
9.8 Active Mode Switching Time	58
9.9 Transceiver Circuit Modes Graphical Illustration	59
10. Host Controller Interface	60
10.1 Command Structure	60
10.2 Transaction Termination	60
11. List of Commands	61
11.1 Operational Modes Commands	61
11.2 Register and Buffer Access Commands	62
11.3 DIO and IRQ Control	62
11.4 RF, Modulation and Packet Commands	62
11.5 Status Commands	63
12. Register Map	64
12.1 Register Table	64
13. Commands Interface.....	66
13.1 Operational Modes Functions	66
13.1.1 SetSleep.....	66
13.1.2 SetStandby.....	67

13.1.3	SetFs.....	67
13.1.4	SetTx.....	67
13.1.5	SetRx.....	68
13.1.6	StopTimerOnPreamble.....	69
13.1.7	SetRxDutyCycle.....	70
13.1.8	SetCAD.....	72
13.1.9	SetTxContinuousWave.....	72
13.1.10	SetTxInfinitePreamble.....	73
13.1.11	SetRegulatorMode.....	73
13.1.12	Calibrate Function.....	73
13.1.13	CalibrateImage.....	74
13.1.14	SetPaConfig.....	75
13.1.15	SetRxTxFallbackMode.....	76
13.2	Registers and Buffer Access.....	77
13.2.1	WriteRegister Function.....	77
13.2.2	ReadRegister Function.....	77
13.2.3	WriteBuffer Function.....	77
13.2.4	ReadBuffer Function.....	78
13.3	DIO and IRQ Control Functions.....	78
13.3.1	SetDioIrqParams.....	78
13.3.2	IrqMask.....	78
13.3.3	GetIrqStatus.....	79
13.3.4	ClearIrqStatus.....	80
13.3.5	SetDIO2AsRfSwitchCtrl.....	80
13.3.6	SetDIO3AsTCXOctrl.....	80
13.4	RF Modulation and Packet-Related Functions.....	82
13.4.1	SetRfFrequency.....	82
13.4.2	SetPacketType.....	82
13.4.3	GetPacketType.....	83
13.4.4	SetTxParams.....	83
13.4.5	SetModulationParams.....	84
13.4.6	SetPacketParams.....	87
13.4.7	SetCadParams.....	91
13.4.8	SetBufferBaseAddress.....	93
13.4.9	SetLoRaSymbNumTimeout.....	93
13.5	Communication Status Information.....	94
13.5.1	GetStatus.....	94
13.5.2	GetRxBufferStatus.....	95
13.5.3	GetPacketStatus.....	95
13.5.4	GetRssiInst.....	96
13.5.5	GetStats.....	96
13.5.6	ResetStats.....	96
13.6	Miscellaneous.....	97
13.6.1	GetDeviceErrors.....	97
13.6.2	ClearDeviceErrors.....	97
14.	Application.....	98

14.1 HOST API Basic Read Write Function	98
14.2 Circuit Configuration for Basic Tx Operation	98
14.3 Circuit Configuration for Basic Rx Operation	99
14.4 Issuing Commands in the Right Order	99
14.5 Application Schematics	100
14.5.1 Application Design of the SX1261 with RF Switch	100
14.5.2 Application Design of the SX1262 with RF Switch	100
15. Packaging Information.....	101
15.1 Package Outline Drawing	101
15.2 Package Marking	102
15.3 Land Pattern	102
15.4 Reflow Profiles	103

List of Figures

Figure 2-1: SX1261/2 Top View Pin Location QFN 4x4 24L	13
Figure 4-1: SX1261/2 Block Diagram	22
Figure 4-2: TCXO Control Block	24
Figure 4-3: PA Supply Scheme in DC-DC Mode	27
Figure 4-4: VR_PA versus Output Power on the SX1261	27
Figure 4-5: Current versus Output Power with DC-DC Regulation on the SX1261	28
Figure 4-6: Current versus Output Power with LDO Regulation on the SX1261	28
Figure 4-7: Power Linearity on the SX1261 with either LDO or DC-DC Regulation	29
Figure 4-8: VR_PA versus Output Power on the SX1262	29
Figure 4-9: Power Linearity on the SX1262	30
Figure 4-10: Current versus Programmed Output Power on the SX1262	30
Figure 5-1: SX1261 Diagram with the DC-DC Regulator Power Option	33
Figure 5-2: SX1261 Diagram with the LDO Regulator Power Option	34
Figure 5-3: SX1262 Diagram with the DC-DC Regulator Power Option	34
Figure 5-4: SX1262 Diagram with the LDO Regulator Power Option	35
Figure 5-5: Separate DIO Supply	36
Figure 6-1: LoRa® Signal Bandwidth	38
Figure 6-2: LoRa® Packet Format	40
Figure 6-3: Fixed-Length Packet Format	44
Figure 6-4: Variable-Length Packet Format	44
Figure 6-5: Data Whitening LFSR	45
Figure 7-1: Data Buffer Diagram	47
Figure 8-1: SPI Timing Diagram	49
Figure 8-2: SPI Timing Transition	50
Figure 8-3: Switching Time Definition	51
Figure 8-4: Switching Time Definition in Active Mode	52
Figure 9-1: Transceiver Circuit Modes	59
Figure 13-1: Stopping Timer on Preamble or Header Detection	70
Figure 13-2: RX Duty Cycle Energy Profile	71
Figure 13-3: RX Duty Cycle when Receiving	72
Figure 14-1: Application Schematic of the SX1261 with RF Switch	100
Figure 14-2: Application Schematic of the SX1262 with RF Switch	100
Figure 15-1: QFN 4x4 Package Outline Drawing	101
Figure 15-2: SX1261/2 Marking	102
Figure 15-3: QFN 4x4mm Land Pattern	102

List of Tables

Table 2-1: SX1261/2 Pinout in QFN 4x4 24L	12
Table 3-1: ESD and Latch-up Notice	14
Table 3-2: Absolute Maximum Ratings.....	14
Table 3-3: Operating Range.....	14
Table 3-4: Crystal Specifications	15
Table 3-5: Power Consumption.....	16
Table 3-6: Power Consumption in Transmit Mode	17
Table 3-7: General Specifications	18
Table 3-8: Receive Mode Specifications.....	19
Table 3-9: Transmit Mode Specifications.....	21
Table 3-10: Digital I/O Specifications	21
Table 4-1: Internal Foot Capacitor Configuration.....	23
Table 4-2: Intermediate Frequencies in FSK Mode	25
Table 4-3: Intermediate Frequencies in LoRa® Mode.....	26
Table 4-4: Power Amplifier Summary	31
Table 5-1: Regulation Type versus Circuit Mode.....	32
Table 5-2: OCP Configuration	32
Table 5-3: Typical 15 µH Inductors.....	35
Table 6-1: Range of Spreading Factors (SF)	38
Table 6-2: Signal Bandwidth Setting in LoRa® Mode.....	38
Table 6-3: Coding Rate Overhead	39
Table 6-4: Bandwidth Definition in FSK Packet Type	42
Table 6-5: Whitening Initial Value	45
Table 6-6: CRC Type Configuration.....	46
Table 6-7: CRC Initial Value	46
Table 6-8: CRC Polynomial	46
Table 8-1: SPI Timing Requirements.....	50
Table 8-2: Switching Time.....	52
Table 8-3: Digital Pads Configuration for each Chip Mode.....	53
Table 8-4: IRQ Status Registers	54
Table 9-1: SX1261/2 Operating Modes.....	55
Table 9-2: Image Calibration Over the ISM Bands	56
Table 9-3: Rx Gain Configuration.....	57
Table 10-1: SPI Interface Command Sequence	60
Table 11-1: Commands Selecting the Operating Modes of the Radio	61
Table 11-2: Commands to Access the Radio Registers and FIFO Buffer.....	62
Table 11-3: Commands Controlling the Radio IRQs and DIOs.....	62
Table 11-4: Commands Controlling the RF and Packets Settings	62
Table 11-5: Commands Returning the Radio Status.....	63
Table 12-1: List of Registers	64
Table 13-1: SetSleep SPI Transaction	66
Table 13-2: Sleep Mode Definition.....	66
Table 13-3: SetConfig SPI Transaction	67

Table 13-4: STDBY Mode Configuration	67
Table 13-5: SetFs SPI Transaction	67
Table 13-6: SetTx SPI Transaction	67
Table 13-7: SetTx Timeout Duration	68
Table 13-8: SetRx SPI Transaction	68
Table 13-9: SetRx Timeout Duration	69
Table 13-10: StopTimerOnPreamble SPI Transaction	69
Table 13-11: StopOnPreambParam Definition	69
Table 13-12: SetRxDutyCycle SPI Transaction	70
Table 13-13: SetCAD SPI Transaction	72
Table 13-14: SetTxContinuousWave SPI Transaction	72
Table 13-15: SendTxInfinitePreamble SPI Transaction	73
Table 13-16: SetRegulatorMode SPI Transaction	73
Table 13-17: Calibrate SPI Transaction	73
Table 13-18: Calibration Setting	74
Table 13-19: Calibratelmage SPI Transaction	74
Table 13-20: SetPaConfig SPI Transaction	75
Table 13-21: PA Operating Modes with Optimal Settings	75
Table 13-22: SetRxTxFallbackMode SPI Transaction	76
Table 13-23: Fallback Mode Definition	76
Table 13-24: WriteRegister SPI Transaction	77
Table 13-25: ReadRegister SPI Transaction	77
Table 13-26: WriteBuffer SPI Transaction	77
Table 13-27: ReadBuffer SPI Transaction	78
Table 13-28: SetDiolrqParams SPI Transaction	78
Table 13-29: IRQ Registers	79
Table 13-30: GetIrqStatus SPI Transaction	79
Table 13-31: ClearIrqStatus SPI Transaction	80
Table 13-32: SetDIO2AsRfSwitchCtrl SPI Transaction	80
Table 13-33: Enable Configuration Definition	80
Table 13-34: SetDIO3asTCXOctrl SPI Transaction	80
Table 13-35: tcxoVoltage Configuration Definition	81
Table 13-36: SetRfFrequency SPI Transaction	82
Table 13-37: SetPacketType SPI Transaction	82
Table 13-38: PacketType Definition	82
Table 13-39: GetPacketType SPI Transaction	83
Table 13-40: SetTxParams SPI Transaction	83
Table 13-41: RampTime Definition	83
Table 13-42: SetModulationParams SPI Transaction	84
Table 13-43: GFSK ModParam1, ModParam2 & ModParam3 - br	84
Table 13-44: GFSK ModParam4 - PulseShape	84
Table 13-45: GFSK ModParam5 - Bandwidth	85
Table 13-46: GFSK ModParam6, ModParam7 & ModParam8 - Fdev	85
Table 13-47: LoRa® ModParam1- SF	86
Table 13-48: LoRa® ModParam2 - BW	86
Table 13-49: LoRa® ModParam3 - CR	86

Table 13-51: SetPacketParams SPI Transaction	87
Table 13-52: GFSK PacketParam1 & PacketParam2 - PreambleLength	87
Table 13-53: GFSK PacketParam3 - PreambleDetectorLength	87
Table 13-50: LoRa® ModParam4 - LowDataRateOptimize.....	87
Table 13-54: GFSK PacketParam4 - SyncWordLength	88
Table 13-55: Sync Word Programming	88
Table 13-56: GFSK PacketParam5 - AddrComp	88
Table 13-57: Node Address Programming.....	88
Table 13-58: Broadcast Address Programming.....	89
Table 13-59: GFSK PacketParam6 - PacketType	89
Table 13-60: GFSK PacketParam7 - PayloadLength.....	89
Table 13-61: GFSK PacketParam8 - CRCType	89
Table 13-62: CRC Initial Value Programming	90
Table 13-63: CRC Polynomial Programming	90
Table 13-64: GFSK PacketParam9 - Whitening	90
Table 13-65: Whitening Initial Value	90
Table 13-66: LoRa® PacketParam1 & PacketParam2 - PreambleLength.....	90
Table 13-67: LoRa® PacketParam3 - HeaderType	91
Table 13-68: LoRa® PacketParam4 - PayloadLength.....	91
Table 13-69: LoRa® PacketParam5 - CRCType.....	91
Table 13-70: LoRa® PacketParam6 - InvertIQ.....	91
Table 13-71: SetCadParams SPI Transaction	91
Table 13-72: CAD Number of Symbol Definition	92
Table 13-73: Recommended Settings for cadDetPeak and cadDetMin with 4 Symbols Detection	92
Table 13-74: CAD Exit Mode Definition.....	92
Table 13-75: SetBufferBaseAddress SPI Transaction	93
Table 13-76: SetLoRaSymbNumTimeout SPI Transaction.....	93
Table 13-77: Status Bytes Definition.....	94
Table 13-78: GetStatus SPI Transaction.....	94
Table 13-79: GetRxBufferStatus SPI Transaction	95
Table 13-80: GetPacketStatus SPI Transaction	95
Table 13-81: Status Bit	95
Table 13-82: GetRssiInst SPI Transaction	96
Table 13-83: GetStats SPI Transaction	96
Table 13-84: GetDeviceErrors SPI Transaction.....	97
Table 13-85: OpError Bits.....	97
Table 13-86: ClearDeviceErrors SPI Transaction.....	97

1. Architecture

The SX1261 and SX1262 (designated hereafter as “SX1261/2”) are half-duplex transceivers capable of low power operation in the 150-960 MHz ISM frequency band. The radio comprises four main blocks:

1. **Analog Front End:** the transmit and receive chains, as well as the data converter interface to ensuing digital blocks. The last stage of the transmit chain is different between the SX1261 and SX1262 chip versions. The SX1261 transceiver is capable of outputting +14/15 dBm maximum output power under DC-DC converter or LDO supply. The SX1262 transceiver is capable of delivering up to +22 dBm under the battery supply.
2. **Digital Modem Bank:** a range of modulation options is available in the SX1261/2:
 - ◆ LoRa® Rx/Tx, BW = 7.8 - 500 kHz, SF5 to SF12, BR = 0.018 - 62.5 kb/s
 - ◆ (G)FSK Rx/Tx, with BR = 0.6 - 300 kb/s
3. **Digital Interface and Control:** this comprises all payload data and protocol processing as well as access to configuration of the radio via the SPI interface.
4. **Power Distribution:** two forms of voltage regulation, DC-DC or linear regulator LDO, are available depending upon the design priorities of the application.

2. Pin Connection

2.1 I/O Description

Table 2-1: SX1261/2 Pinout in QFN 4x4 24L

Pin Number	Pin Name	Type (I = input O = Output)	Description
0	GND	-	Exposed Ground pad
1	VDD_IN	I	Input voltage for power amplifier regulator, VR_PA SX1261: connected to pin 7 SX1262: connected to pin 10
2	GND	-	Ground
3	XTA	-	Crystal oscillator connection, can be used to input external reference clock
4	XTB	-	Crystal oscillator connection
5	GND	-	Ground
6	DIO3	I/O	Multipurpose digital I/O - external TCXO supply voltage
7	VREG	O	Regulated output voltage from the internal regulator LDO / DC-DC
8	GND	-	Ground
9	DCC_SW	O	DC-DC Switcher Output
10	VBAT	I	Supply for the RFIC
11	VBAT_IO	I	Supply for the Digital I/O interface pins (except DIO3)
12	DIO2	I/O	Multipurpose digital I/O / RF Switch control
13	DIO1	I/O	Multipurpose digital IO
14	BUSY	I/O	Busy indicator
15	NRESET	I/O	Reset signal, active low
16	MISO	O	SPI slave output
17	MOSI	I	SPI slave input
18	SCK	I	SPI clock
19	NSS	I	SPI Slave Select
20	GND	-	Ground
21	RFI_P	I	RF receiver input
22	RFI_N	I	RF receiver input
23	RFO	O	RF transmitter output (SX1261 low power PA or SX1262 high power PA)
24	VR_PA	-	Regulated power amplifier supply

2.2 Package View




Figure 2-1: SX1261/2 Top View Pin Location QFN 4x4 24L

3. Specifications

3.1 ESD Notice



The SX1261/2 transceivers are high-performance radio frequency devices, with high ESD and latch-up resistance. The chip should be handled with all the necessary ESD precautions to avoid any permanent damage.

Table 3-1: ESD and Latch-up Notice

Symbol	Description	Min	Typ	Max	Unit
ESD_HBM	Class 2 of ANSI/ESDA/JEDEC Standard JS-001-2014 (Human Body Model)	-	-	2.0	kV
ESD_CDM	ESD Charged Device Model, JEDEC standard JESD22-C101D, class III	-	-	1000	V
LU	Latch-up, JEDEC standard JESD78 B, class I level A	-	-	100	mA

3.2 Absolute Maximum Ratings

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability, reducing product life time.

Table 3-2: Absolute Maximum Ratings

Symbol	Description	Min	Typ	Max	Unit
VDDmr	Supply voltage, applies to VBAT and VBAT_IO	-0.5	-	3.9	V
Tmr	Temperature	-55	-	125	°C
Pmr	RF Input level	-	-	10	dBm

3.3 Operating Range

Operating ranges define the limits for functional operation and parametric characteristics of the device. Functionality outside these limits is not guaranteed.

Table 3-3: Operating Range

Symbol	Description	Min	Typ	Max	Unit
VDDop	Supply voltage, applies to VBAT and VBAT_IO	1.8	-	3.7	V
Top	Temperature under bias	-40	-	85	°C
Clop	Load capacitance on digital ports	-	-	20	pF
ML	RF Input power	-	-	0	dBm
VSWR	Voltage Standing Wave Ratio	-	-	10:1	-

3.4 Crystal Specifications

Table 3-4: Crystal Specifications

Symbol	Description	Min	Typ	Max	Unit
FXOSC	Crystal oscillator frequency	-	32	-	MHz
CLOAD	Crystal load capacitance	-	10	-	pF
COXTAL	Crystal shunt capacitance	0.3	0.6	2	pF
RSXTAL	Crystal series resistance	-	30	60	Ω
CMXTAL	Crystal motional capacitance	1.3	1.89	2.5	fF
DRIVE	Drive level	-	-	100	μ W

The reference frequency accuracy is defined by the complete system, and should take into account precision of the transmitter and the receiver, as well as environmental parameters such as extreme temperature limits. In a LoRaWAN™ system, the expected reference frequency accuracy on the end-device should be about +/- 30 ppm under all operating conditions. This includes initial error, temperature drift and ageing over the lifetime of the product.

3.5 Electrical Specifications

The electrical specifications are given with the following conditions unless otherwise specified:

- VBAT_IO = VBAT = 3.3 V, all current consumptions are given for VBAT connected to VBAT_IO
- Temperature = 25 °C
- FXOSC = 32 MHz, with specified crystal
- FRF = 434/490/868/915 MHz
- All RF impedances matched
- Transmit mode output power defined in 50 Ω load
- FSK BER = 0.1%, 2-level FSK modulation without pre-filtering, BR = 4.8 kb/s, FDA = \pm 5 kHz, BW_F = 20 kHz double-sided
- LoRa® PER = 1%, packet 64 bytes, preamble 8 symbols, CR = 4/5, CRC on payload enabled, explicit header mode
- RX/TX specifications given using default RX gain step and direct tie connection between Rx and Tx
- Blocking immunity, ACR and co-channel rejection are given for a single tone interferer and referenced to sensitivity +3 dB, blocking tests are performed with unmodulated signal
- Optional TCXO and RF Switch power consumption always excluded

Caution!

Throughout this document, all receiver bandwidths are expressed as “double-sided bandwidth”. This is valid for LoRa® and FSK modulations.

3.5.1 Power Consumption

Table 3-5: Power Consumption

Symbol	Mode	Conditions	Min	Typ	Max	Unit
IDDOFF	OFF mode (SLEEP mode with cold start ¹)	All blocks off	-	160	-	nA
IDDSL	SLEEP mode (SLEEP mode with warm start ²)	Configuration retained	-	600	-	nA
		Configuration retained + RC64k	-	1.2	-	μA
IDDSBR	STDBY_RC mode	RC13M, XOSC OFF	-	0.6	-	mA
IDDSBX	STDBY_XOSC mode	XOSC ON	-	0.8	-	mA
IDDFS	Synthesizer mode	DC-DC mode used	-	2.1	-	mA
		LDO mode used	-	3.55	-	mA
IDDRX	Receive mode DC-DC mode used	FSK 4.8 kb/s	-	4.2	-	mA
		LoRa® 125 kHz	-	4.6	-	mA
		Rx Boosted ³ , FSK 4.8 kb/s	-	4.8	-	mA
		Rx Boosted, LoRa® 125 kHz	-	5.3	-	mA
		LoRa® 125 kHz, VBAT = 1.8 V	-	8.2	-	mA
	Receive mode LDO mode used	FSK 4.8 kb/s	-	8	-	mA
		LoRa® 125 kHz	-	8.8	-	mA
		Rx Boosted, FSK 4.8 kb/s	-	9.3	-	mA
Rx Boosted, LoRa® 125 kHz		-	10.1	-	mA	

1. Cold start is equivalent to device at POR or when the device is waking up from Sleep mode with all blocks OFF, see [Section 13.1.1 "SetSleep" on page 66](#)

2. Warm start is only happening when device is waking up from Sleep mode with its configuration retained, see [Section 13.1.1 "SetSleep" on page 66](#)

3. For more details on how to set the device in Rx Boosted gain mode, see [Section 9.6 "Receive \(RX\) Mode" on page 57](#)

Table 3-6: Power Consumption in Transmit Mode

Symbol	Frequency Band	PA Match / Condition	Power Output	Typical	Unit	
IDDTX SX1261 ¹	868/915 MHz	+14 dBm	+14 dBm, VBAT = 3.3 V	25.5	mA	
			+10 dBm VBAT = 3.3 V	18	mA	
			+14 dBm, VBAT = 1.8 V	48	mA	
			+10 dBm, VBAT = 1.8 V	34	mA	
	434/490 MHz	+14 dBm	+15 dBm, VBAT = 3.3 V	32.5	mA	
			+10 dBm VBAT = 3.3 V	15	mA	
			+15 dBm, VBAT = 1.8 V	60	mA	
			+10 dBm, VBAT = 1.8 V	29	mA	
			+15 dBm, VBAT = 3.3 V	25.5	mA	
			+14 dBm, VBAT = 3.3 V	21	mA	
IDDTX SX1262 ³	868/915 MHz	+22 dBm	+22 dBm	118	mA	
			+20 dBm	102	mA	
			+17 dBm	95	mA	
			+14 dBm	90	mA	
	434/490 MHz	+22 dBm	+20 dBm / optimal settings ⁴	+20 dBm	84	mA
			+17 dBm / optimal settings ⁴	+17 dBm	58	mA
			+14 dBm / optimal settings ⁴	+14 dBm	45	mA
			+22 dBm	107	mA	
			+20 dBm	90	mA	
			+17 dBm	75	mA	
			+14 dBm	63	mA	
			+20 dBm / optimal settings ⁴	+20 dBm	65	mA
			+17 dBm / optimal settings ⁴	+17 dBm	42	mA
			+14 dBm / optimal settings ⁴	+14 dBm	32	mA

1. For SX1261, DC-DC mode is used for the whole IC. For more details, see [Section 5.1 "Selecting DC-DC Converter or LDO Regulation"](#) on page 32.

2. For more details on optimal settings, see [Section 13.1.14.1 "PA Optimal Settings"](#) on page 75.

3. For SX1262, DC-DC mode is used for the IC core but the PA is supplied from VBAT. For more details, see [Section 5.1 "Selecting DC-DC Converter or LDO Regulation"](#) on page 32.

4. Optimal settings adapted to the specified output power. For more details, see [Section 13.1.14.1 "PA Optimal Settings"](#) on page 75

3.5.2 General Specifications

Table 3-7: General Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
FR	Synthesizer frequency range	SX1261	150	-	960	MHz
FSTEP	Synthesizer frequency step	-	-	0.95	-	Hz
PHN ^{1 2}	Synthesizer phase noise (for 868 / 915 MHz)	1 kHz offset	-	-75	-	dBc/Hz
		10 kHz offset	-	-95	-	dBc/Hz
		100 kHz offset	-	-100	-	dBc/Hz
		1MHz offset	-	-120	-	dBc/Hz
		10 MHz offset	-	-135	-	dBc/Hz
TS_FS	Synthesizer wake-up time	From STDBY_XOSC mode	-	40	-	μs
TS_HOP	Synthesizer hop time	10 MHz step	-	30	-	μs
TS_OSC	Crystal oscillator wake-up time	from STDBY_RC ³	-	150	-	μs
OSC_TRM	Crystal oscillator trimming range for crystal frequency error compensation ⁴	min/max XTAL specifications	+/-15	+/-30	-	ppm
BR_F	Bit rate, FSK	Programmable Minimum modulation index is 0.5	0.6	-	300 ⁵	kb/s
FDA	Frequency deviation, FSK	Programmable FDA + BR_F / 2 =< 250 kHz	0.6	-	200	kHz
BR_L	Bit rate LoRa®	Min. for SF12, BW_L = 7.8 kHz Max. for SF5, BW_L = 500 kHz	0.018	-	62.5 ⁶	kb/s
BW_L	Signal BW, LoRa®	Programmable	7.8	-	500 ⁶	kHz
SF	Spreading factor for LoRa®	Programmable, chips/symbol = 2 [^] SF	5	-	12	-
VTCXO	Regulated voltage range for TCXO voltage supply	Min/Max values in typical conditions, Typ value for default setting VDDop > VTCXO + 200 mV	1.6	1.7	3.3	V
ILTCXO	Load current for TCXO regulator		-	1.5	4	mA
TSVTCXO	Start-up time for TCXO regulator	From enable to regulated voltage within 25 mV from target	-	-	100	μs
IDDTCXO	Current consumption of the TCXO regulator	Quiescent current	-	-	70	μA
		Relative to load current	-	1	2	%
ATCXO	Amplitude voltage for external TCXO applied to XTA pin	provided through a 220 Ω resistor in series with a 10 pF capacitance See Section 4.2 "Phase-Locked Loop (PLL)" on page 24	0.4	0.6	1.2	Vpk-pk

1. Phase Noise specifications are given for the recommended PLL BW to be used for the specific modulation/BR, optimized settings may be used for specific applications
2. Phase Noise is not constant over frequency, due to the topology of the PLL, for two frequencies close to each other, the phase noise could change significantly
3. Wake-up time till crystal oscillator frequency is within +/- 10 ppm
4. OSC_TRIM is the available trimming range to compensate for crystal initial frequency error and to allow crystal temperature compensation implementation; the total available trimming range is higher and allows the compensation for all IC process variations
5. Maximum bit rate is assumed to scale with the RF frequency; for example 300 kb/s in the 869/915 MHz frequency bands and only 50 kb/s at 150 MHz
6. For RF frequencies below 400 MHz, there is a scaling between the frequency and supported BW, some BW may not be available below 400 MHz

3.5.3 Receive Mode Specifications

Table 3-8: Receive Mode Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
RXS_2FB	Sensitivity 2-FSK, RX Boosted gain, see Section 9.6 "Receive (RX) Mode" on page 57, split RF paths for Rx and Tx, RF switch insertion loss excluded	BR_F = 0.6 kb/s, FDA = 0.8 kHz, BW_F = 4 kHz	-	-125	-	dBm
		BR_F = 1.2 kb/s, FDA = 5 kHz, BW_F = 20 kHz	-	-123	-	dBm
		BR_F = 4.8 kb/s, FDA = 5 kHz, BW_F = 20 kHz	-	-118	-	dBm
		BR_F = 38.4 kb/s, FDA = 40 kHz, BW_F = 160 kHz	-	-109	-	dBm
		BR_F = 250 kb/s, FDA = 125 kHz, BW_F = 500 kHz	-	-104	-	dBm
RXS_LB	Sensitivity LoRa®, Rx Boosted gain, see Section 9.6 "Receive (RX) Mode" on page 57, split RF paths for Rx and Tx, RF switch insertion loss excluded	BW_L = 10.4 kHz, SF = 7	-	-134	-	dBm
		BW_L = 10.4 kHz, SF = 12	-	-148	-	dBm
		BW_L = 125 kHz, SF = 7	-	-124	-	dBm
		BW_L = 125 kHz, SF = 12	-	-137	-	dBm
		BW_L = 250 kHz, SF = 7	-	-121	-	dBm
		BW_L = 250 kHz, SF = 12	-	-134	-	dBm
		BW_L = 500 kHz, SF = 7	-	-117	-	dBm
BW_L = 500 kHz, SF = 12	-	-129	-	dBm		
RXS_2F	Sensitivity 2-FSK Rx Power Saving gain with direct tie connection between Rx and Tx	BR_F = 4.8 kb/s, FDA = 5 kHz, BW_F = 20 kHz	-	-115	-	dBm
RXS_L	Sensitivity LoRa® Rx Power Saving gain with direct tie connection between Rx and Tx	BW_L = 125 kHz, SF = 12	-	-133	-	dBm
CCR_F	Co-channel rejection, FSK		-	-9	-	dB
CCR_L	Co-channel rejection, LoRa®	SF = 7	-	5	-	dB
		SF = 12	-	19	-	dB
ACR_F	Adjacent channel rejection, FSK	Offset = +/- 50 kHz	-	45	-	dB
ACR_L	Adjacent channel rejection, LoRa®	Offset = +/- 1.5 x BW_L	-	60	-	dB
		BW_L = 125 kHz, SF = 7	-	72	-	dB
		BW_L = 125 kHz, SF = 12	-		-	dB

Table 3-8: Receive Mode Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
BI_F	Blocking immunity, FSK	BR_F = 4.8 kb/s, FDA = 5 kHz, BW_F = 20 kHz				
		Offset = +/- 1 MHz	-	68	-	dB
		Offset = +/- 2 MHz	-	70	-	dB
		Offset = +/- 10 MHz	-	80	-	dB
BI_L	Blocking immunity, LoRa®	BW_L = 125 kHz, SF = 12				
		Offset = +/- 1 MHz	-	88	-	dB
		Offset = +/- 2 MHz	-	90	-	dB
		Offset = +/- 10 MHz	-	99	-	dB
IIP3	3rd order input intercept point	Unwanted tones are 1 MHz and 1.96 MHz above LO	-	-5	-	dBm
IMA	Image attenuation	Without IQ calibration	-	35	-	dB
		With IQ calibration	-	54	-	dB
BW_F	DSB channel filter BW, FSK	Programmable, typical values	4.8	-	467	kHz
TS_RX	Receiver wake-up time	FS to RX	-	41	-	µs
FERR_L	Maximum tolerated frequency offset between transmitter and receiver, no sensitivity degradation, SF5 to SF12	All bandwidths, ±25% of BW The tighter limit applies (see below)		±25%		BW
		SF12	-50	-	50	ppm
		SF11	-100	-	100	ppm
		SF10	-200	-	200	ppm

3.5.4 Transmit Mode Specifications

Table 3-9: Transmit Mode Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
TXOP	Maximum RF output power	Highest power step setting				
		SX1261	-	+14/15 ¹	-	dBm
		SX1262	-	+22	-	dBm
TXDRP	RF output power drop versus supply voltage	SX1261, under DC-DC or LDO				
		VDDop range from 1.8 to 3.7 V	-	0.5	-	dB
		SX1262, +22 dBm, VBAT = 2.7 V	-	2	-	dB
		SX1262, +22 dBm, VBAT = 2.4 V	-	3	-	dB
		SX1262, +22 dBm, VBAT = 1.8 V	-	6	-	dB
TXPRNG	RF output power range	Programmable in 31 steps, typical value	TXOP-31	-	TXOP	dBm
TXACC	RF output power step accuracy		-	± 2	-	dB
TXRMP	Power amplifier ramping time	Programmable	10	-	3400	µs
TS_TX	Tx wake-up time	Frequency Synthesizer enabled	-	36 + PA ramping	-	µs

1. for SX1261 +15 dBm maximum RF output power can be reached with special settings, see [Section 13.1.14.1 "PA Optimal Settings"](#) on page 75.

3.5.5 Digital I/O Specifications

Table 3-10: Digital I/O Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
VIH	Input High Voltage	-	0.7*VBAT_IO ¹	-	VBAT_IO ¹ +0.3	V
VIL	Input Low Voltage	-	-0.3	-	0.3*VBAT_IO ¹	V
VIL_N	Input Low Voltage for pin NRESET	-	-0.3	-	0.2*VBAT	V
VOH	Output High Voltage	I _{max} = -2.5 mA	0.9*VBAT_IO ¹	-	VBAT_IO ¹	V
VOL	Output Low Voltage	I _{max} = 2.5 mA	0	-	0.1*VBAT_IO ¹	V
Ileak	Digital input leakage current (NSS, MOSI, SCK)	-	-1	-	1	µA

1. excluding following pins: NRESET and DIO3, which are referred to VBAT

4. Circuit Description




Figure 4-1: SX1261/2 Block Diagram

SX1261 and SX1262 are half-duplex RF transceivers operating in the sub-GHz frequency bands and can handle constant envelope modulations schemes such as LoRa® or FSK.

4.1 Clock References

4.1.1 RC Frequency References

Two RC oscillators are available: 64 kHz and 13 MHz RC oscillators. The 64 kHz RC oscillator (**RC64k**) is optionally used by the circuit in SLEEP mode to wake-up the transceiver when performing periodic or duty cycled operations. Several commands make use of this 64 kHz RC oscillator (called **RTC** across this document) to generate time-based events. The 13 MHz RC oscillator (**RC13M**) is enabled for all SPI communication to permit configuration of the device without the need to start the crystal oscillator. Both RC oscillators are supplied directly from the battery.

4.1.2 High-Precision Frequency Reference

In SX1261/2 the high-precision frequency reference can come either from an on-chip crystal oscillator (OSC) using an external crystal resonator or from an external **TCXO** (Temperature Compensated Crystal Oscillator), supplied by an internal regulator.

The SX1261/2 comes in a small form factor 4 x 4 mm QFN package with the SX1262 able to transmit up to +22 dBm. When in transmit mode the circuit may heat up depending on the output power and current consumption. Careful PCB design using thermal isolation techniques must be applied between the circuit and the crystal resonator to avoid transferring the heat to the external crystal resonator.

When using the LoRa® modulation with LowDataRateOptimize set to 0x00 (see Section Table 13-50: "LoRa® ModParam4 - LowDataRateOptimize" on page 87), the total frequency drift over the packet transmission time should be minimized and kept lower than $Freq_drift_max$:

$$Freq_drift_max = \frac{BW_L}{3 * 2^{SF}}$$

When possible, using LowDataRateOptimize set to 0x01 will significantly relax the total frequency drift over the packet transmission requirement to $16 \times Freq_drift_max$.

Note:

Recommendations for heat dissipation techniques to be applied to the PCB designs are given in detail in the application note AN1200.37 "Recommendations for Best Performance" on www.semtech.com.

In miniaturized design implementations where heat dissipations techniques cannot be implemented or the use of the LowDataRateOptimize is not supported, the use of a TCXO will provide a more stable clock reference.

4.1.3 XTAL Control Block

The SX1261/2 does not require the user to set external foot capacitors on the XTAL supplying the 32 MHz clock. Indeed, the device is fitted with internal programmable capacitors connected independently to the pins XTA and XTB of the device. Each capacitor can be set independently, balanced or unbalanced to each other, by 0.47 pF typical steps.

Table 4-1: Internal Foot Capacitor Configuration

Pin	Register Address	Typical Values
XTA	0x0911	Each capacitor can be controlled independently in steps of 0.47 pF added to the minimal value: 0x00 sets the trimming cap to 11.3 pF (minimum) 0x2F sets the trimming cap to 33.4 pF (maximum)
XTB	0x0912	

Note when using an XTAL:

At POR or when waking-up from Sleep in cold start mode, the trimming cap registers will be initialized at the value 0x05 (13.6 pF). Once the device is set in STDBY_XOSC mode, the internal state machine will overwrite both registers to the value 0x12 (19.7pF). Therefore, the user must ensure the device is already in STDBY_XOSC mode before changing the trimming cap values so that they are not overwritten by the state machine.

Note when using a TCXO:

Once the command *SetDIO3AsTCXOCtrl(...)* is sent to the device, the register controlling the internal cap on XTA will be automatically changed to 0x2F (33.4 pF) to filter any spurious which could occur and be propagated to the PLL.

4.1.4 TCXO Control Block

Under certain circumstances, typically small form factor designs with reduced heat dissipation or environments with extreme temperature variation, it may be required to use a TCXO (Temperature Compensated Crystal Oscillator) to achieve better frequency accuracy. This depends on the complete system, transmitter and receiver. The specification FERR_L in [Section Table 3-8: "Receive Mode Specifications" on page 19](#) provides information on the maximum tolerated frequency offset for optimal receiver performance.




Figure 4-2: TCXO Control Block

When a TCXO is used, it should be connected to pin 3 XTA, through a 220 Ω resistor and a 10 pF DC-cut capacitor. Pin 4 XTB should be left open. Pin 6 DIO3 can be used to provide a regulated DC voltage to power the TCXO, programmable from 1.6 to 3.3 V. VBAT should always be 200 mV higher than the programmed voltage to ensure proper operation.

The nominal current drain is 1.5 mA, but the regulator can support up to 4 mA of load. Clipped-sine output TCXO are required, with the output amplitude not exceeding 1.2 V peak-to-peak. The commands to enable TCXO mode are described in [Section 13.3.6 "SetDIO3AsTCXOctrl" on page 80](#), and that includes DC voltage and timing information.

Note:

A complete Reset of the chip as described in [Section 8.1 "Reset" on page 49](#) is required to get back to normal XOSC operation, after the chip has been set to TCXO mode with the command *SetDIO3AsTCXOctrl*.

4.2 Phase-Locked Loop (PLL)

A fractional-N third order sigma-delta PLL acts as the frequency synthesizer for the LO of both receiver and transmitter chains. SX1261/2 is able to cover continuously all the sub-GHz frequency range 150-960 MHz. The PLL is capable of auto-calibration and has low switching-on or hopping times. Frequency modulation is performed inside the PLL bandwidth. The PLL frequency is derived from the crystal oscillator circuit which uses an external 32 MHz crystal reference.

4.3 Receiver

The received RF signal is first amplified by a differential Low Noise Amplifier (LNA), then down-converted to low-IF intermediate frequency by mixers operating in quadrature configuration. The I and Q signals are low-pass filtered and then digitized by a continuous time feedback architecture $\Sigma\Delta$ converter (ADC) allowing more than 80 dB dynamic range. Once in the digital domain the signal is then decimated, down-converted again, decimated again, channel filtered and finally demodulated by the selected modem depending on modulation scheme: FSK modem or LoRa® modem.

4.3.1 Intermediate Frequencies

The SX1261/2 receiver mostly operates in low-IF configuration, expect for specific high-bandwidth settings.

Table 4-2: Intermediate Frequencies in FSK Mode

Setting Name	Bandwidth [kHz DSB]	Intermediate Frequency [kHz]
RX_BW_467	467.0	250
RX_BW_234	234.3	250
RX_BW_117	117.3	250
RX_BW_58	58.6	250
RX_BW_29	29.3	250
RX_BW_14	14.6	250
RX_BW_7	7.3	250
RX_BW_373	373.6	200
RX_BW_187	187.2	200
RX_BW_93	93.8	200
RX_BW_46	46.9	200
RX_BW_23	23.4	200
RX_BW_11	11.7	200
RX_BW_5	5.8	200
RX_BW_312	312.0	167
RX_BW_156	156.2	167
RX_BW_78	78.2	167
RX_BW_39	39.0	167
RX_BW_19	19.5	167
RX_BW_9	9.7	167
RX_BW_4	4.8	167