imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





DATASHEET



Multitouch 4-wire Resistive Touchscreen Controller with 15kV ESD Protection

ADVANCED COMMUNICATIONS & SENSING

GENERAL DESCRIPTION

The SX8651 is a multitouch controller that enables a completely different user interaction with 4-wire resistive touchscreen. It enables detection of 2 fingers on the touchscreen and several gestures like rotation and pinch/ stretch.

This ultra low power touchscreen controller has been optimized for portable equipment where power and boardspace are at a premium.

It incorporates a highly accurate 12-bit ADC for data conversion and operates from a single 1.65 to 3.7V supply voltage.

The SX8651 features a built-in preprocessing algorithm for data measurements, which greatly reduces the host processing overhead and bus activity. This complete touchscreen solution includes four user-selectable operation modes which offer programmability on different configurations such as conversion rate and settling time, thus enable optimization in throughput and power consumption for a wide range of touch sensing applications.

The touch screen inputs have been specially designed to provide robust on-chip ESD protection of up to ± 15 kV in both HBM and Contact Discharge, and eliminates the need for external protection devices.

The SX8651 is offered in two tiny packages: 3.0 mm x 3.0 mm DFN and a 1.5 mm x 2.0 mm wafer-level chip-scale package (WLCSP).

APPLICATIONS

- Portable Equipment
- Mobile Communication Devices
- Cell phone, PDA, MP3, GPS, DSC
- Touch Screen Monitors

Block Diagram


KEY PRODUCT FEATURES

- Extremely Low Power Consumption: 23uA@1.8V 8kSPS
- Superior On-chip ESD Protection
 ⇒±15kV HBM (X+,X-,Y+,Y-)
 ⇒±2kV CDM
 ⇒±25kV Air Gap Discharge
 ⇒±15kV Contact Discharge
 ⇒±300V MM
- Compatible with a Wide Range of 4-wire Resistive Touchscreen for Single/Multi-touch Operation
- Integrated Preprocessing Block to Reduce Host Loading and Bus Activity
- Four User Programmable Operation Modes provides Flexibility to address Different Application Needs
 ⇒Manual, Automatic, Pen Detect, Pen Trigger
- High Precision 12-bit Resolution
- Low Noise Ratiometric Conversion
- Selectable Polling or Interrupt Modes
- Touch Pressure Measurement
- 400kHz Fast-Mode I²C Interface
- Hardware Reset & I²C Software Reset
- -40℃ to 85℃ Operation
- Pin-compatible with SX8650
- Android and Linux Driver Support Available
- 12-LD DFN Package / 12-Ball WLCSP Package
- RoHS, WEEE, HF and pb free

ORDERING INFORMATION

Part Number	Package (Dimension in mm)	Marking	
SX8651ICSTRT ¹	12 - Ball WLCSP (1.5 x 2.0)	FD77	
SX8651IWLTRT ¹	12 - Lead DFN (3.0 x 3.0)	FD77	

1. 3000 Units / reel





ADVANCED COMMUNICATIONS & SENSING

Table of contents

Section

1.	Ger	neral Description	4
	1.1.	DFN Pinout Diagram and Marking Information (Top View)	4
	1.2.	WLCSP Pinout Diagram and Marking Information (Top View)	4
	1.3.	Pin Description	5
	1.4.	Simplified Block Diagram	5
2.	Elec	ectrical Characteristics	6
	2.1.	Recommended Operating Conditions	6
	2.2.	Thermal Characteristics	6
	2.3.	Electrical Specifications	7
	2.4.	Host Interface Specifications	
	2.5.	Host Interface Timing Waveforms	10
	2.6.	Typical Operating Characteristics	11
3.	Fun	nctional Description	13
	3.1.	General Introduction	13
	3.2.	Channel Pins	13
	3.2	2.1. X+, X-, Y+. Y	13
	3.2	2.2. AUX	13
	3.3.	Host Interface and Control Pins	14
	3.3	3.1. NIRQ	
	3.3	3.2. SCL	14
	3.3	3.3. SDA	14
	3.3	3.4. A0	15
	3.3	3.5. NRST	15
	3.4.	Power Management Pins	15
	3.4	4.1. VDD	15
	3.4	4.2. GND	15
4.	Deta	tailed Description	16
	4.1.	Touch Screen Operation	16
	4.2.	Coordinates Measurement	17
	4.3.	Pressure Measurement	17
	4.4.	Pen Detection	18
	4.5.	Double touch measurement	19
5.	Data	ta Processing	20
	5.1.	Host Interface and Control	20
	5.1	1.1. I2C Address	20
	5.1	1.2. I2C Write Registers	21
	5.1	1.3. I2C Read Registers	
	5.1	1.4. I2C Host Commands	22
	5.1	1.5. I2C Read Channels	23

SX8651

DATASHEET

Page



ADVANCED COMMUNICATIONS & SENSING

Table of contents

Section

	5.1.6.	Data Channel Format	24
	5.1.7.		
		2C Register Map	
		ost Control Writing	
	5.4. H	ost Commands	27
		ower-Up	
		eset	
6.	Modes	s of Operation	29
	6.1. M	anual Mode	29
	6.2. A	utomatic mode	30
	6.3. P	ENDET Mode	31
	6.4. P	ENTRIG Mode	31
7.	Applica	ation Information	32
	7.1. A	cquisition Setup	32
	7.2. C	hannel Selection	32
	7.3. N	oise Reduction	32
	7.3.1.	POWDLY	32
	7.3.2.	SETDLY	32
	7.3.3.	AUX Input	33
	7.4. In	terrupt Generation	33
	7.5. C	oordinate Throughput Rate	33
	7.5.1.	I2C Communication Time	33
	7.5.2.	Conversion Time	33
	7.5.3.	AUTO MODE	34
	7.6. E	SD event	34
	7.7. Aj	pplication Schematic	35
8.	Multi-T	ouch Gestures	35
	8.1. Zo	pom Gesture	35
	8.2. R	otate Gesture	35
9.	Packa	ging Information	36
	9.1. D	FN Package	36
	9.2. W	/LCSP Package	38

DATASHEET

Page



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

1. General Description

1.1. DFN Pinout Diagram and Marking Information (Top View)




Figure 1. SX8651 DFN Top View, Pad on Bottom Side

The Device marking and YYWW: Date Code XXXXX: Lot Number

1.2. WLCSP Pinout Diagram and Marking Information (Top View)




Figure 2. SX8651 WLCSP Top View, Solder Bumps on Bottom Side

YYWW: Date Code XXXXX: Lot Number



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

1.3. Pin Description

Pin Nu	mber #	Name	Туре	Description
DFN	WLCSP			
1	A2	VDD	Power	Input power supply connect to a 0.1uF capacitor to GND
2	A3	X+	Analog	X+ channel input
3	B3	Y+	Analog	Y+ channel input
4	C3	Х-	Analog	X- channel input
5	D3	Y-	Analog	Y- channel input
6	D2	GND	Ground	Ground
7	B1	NIRQ	Digital Output / Open Drain Output	Interrupt output, active low. Need external pull-up resistor
8	C1	SDA	Digital Input / Open Drain Output	I2C data input/output
9	D1	SCL	Digital Input / Open Drain Output	I2C clock, input/output
10	C2	NRST	Digital Input / Output	Reset Input, active low. Need external 50k pull-up resistor
11	B2	A0	Digital Input	I2C slave address selection input
12	A1	AUX	Digital Input/Analog Input	Analog auxiliary input or conversion synchronization
13		GND	Ground	Die attach paddle, connect to Ground

Table 1. Pin description

1.4. Simplified Block Diagram

The SX8651 simplified block diagram is shown in Figure 3.




Figure 3. Simplified block diagram of the SX8651



Controller with 15kV ESD Protection

SX8651

DATASHEET

ADVANCED COMMUNICATIONS & SENSING

2. Electrical Characteristics

Stresses above the values listed in "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these, or any other conditions beyond the "Recommended Operating Conditions", is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter		Symbol	Min.	Max.	Unit
Supply Voltage		V _{DDABS}	-0.5	3.9	V
Input voltage (non-supply pins)		V _{IN}	-0.5	3.9	V
Input current (non-supply pins)		I _{IN}		10	mA
Operating Junction Temperatur	T _{JCT}		125	C	
Reflow temperature	T _{RE}		260	C	
Storage temperature	T _{STOR}	-50	150	C	
	High ESD pins: X+, X-,Y+,Y-	ESD _{HBM1}	± 15 ⁽ⁱ⁾		kV
ESD HBM (Human Bady Madal)			± 8 ⁽ⁱⁱ⁾		kV
(Human Body Model)	All pins except high ESD pins: AUX,A0,NRST,NIRQ,SDA,SCL	ESD _{HBM2}	± 2		kV
ESD (Contact Discharge) High ESD pins: X+, X-,Y+,Y-		ESD _{CD}	± 15		kV
Latchup		I _{LU}	± 100 ⁽ⁱⁱⁱ⁾		mA

Table 2. Absolute Maximum Ratings

(i) Tested to TLP (10A)

(ii) Tested to JEDEC standard JESD22-A114

(iii) Tested to JEDEC standard JESD78

2.1. Recommended Operating Conditions

Parameter	Symbol	Min.	Max	Unit
Supply Voltage	V _{DD}	1.65V	3.7	V
Ambient Temperature Range	T _A	-40	85	C

2.2. Thermal Characteristics

Parameter	Symbol	Min.	Max	Unit
Thermal Resistance with DFN package - Junction to Ambient ⁽ⁱ⁾	θ_{JA}		39	℃/W
Thermal Resistance with WLCSP package - Junction to Ambient (i)	θ_{JA}		65	°C/W

(iii) θ_{JA} is calculated from a package in still air, mounted to 3" x 4.5", 4 layer FR4 PCB with thermal vias under exposed pad (if applicable) per JESD51 standards.



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

2.3. Electrical Specifications

Parameter	Symbol	Conditions	Min.	Тур	Max	Unit
Current consumption						
Manual	I _{pwd}	Manual (converter stopped, pen detection off, I2C listening, OSC stopped)		0.4	0.75	uA
Pen Detect	l _{pndt}	Pen detect mode (converter stopped, pen detection activated, device will generate interrupt upon detection, I2C listening, OSC stopped).		0.4	0.75	uA
Pen Trigger	I _{pntr}	Pen trigger mode (converter stopped, pen detection activated, device will start conversion upon pen detection. I2C listening, OSC stopped		0.4	0.75	uA
Automatic	l _{wt}	Automatic (converter stopped, pen detection off, I2C listening, OSC and timer on, device is waiting for timer expiry)		1.5		uA
Operation @8kSPS, VDD=1.8V	I _{opi}	X,Y Conv. RATE=4kSPS, N _{filt} =1 PowDly=0.5us, SetDly=0.5us		23	50	uA
Operation @42kSPS, VDD=3.3V	I _{oph}	X,Y Conv. RATE=3kSPS, N _{filt} =7 PowDly=0.5us, SetDly=0.5us		105	140	uA
Digital I/O						
High-level input voltage ¹	V _{IH}		0.7V _{DD}		V _{DD} +0.5	V
Low-level input voltage	V _{IL}		V _{SS} -0.3		0.3V _{DD}	V
SDA / SCL Hysteresis of Schmitt trigger inputs VDD > 2 V VDD < 2 V	V _{hys}		0.05V _{DD} 0.1V _{DD}			V
Low-level output voltage	V _{OL}	I _{OL} =3mA, V _{DD} >2V I _{OL} =3mA, V _{DD} <2V	0 0		0.4 0.2V _{DD}	V
Input leakage current	L	CMOS input			±1	uA
AUX						
Input voltage range	V _{IAUX}		0		V _{DD}	V



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

Parameter	Symbol	Conditions	Min.	Тур	Max	Unit
Input capacitance	$C_{X_{+}}, C_{X_{-}}, C_{Y_{+}}, C_{Y_{-}}$			50		pF
	C _{AUX}			5		pF
Input leakage current	I _{IAUX}		-1		1	uA
Startup						
Power-up time	t _{por}	Time between rising edge VDD and rising NIRQ			1	ms
ADC						
Resolution	A _{res}		12			bits
Offset	A _{off}			±1		LSB
Gain error	A _{ge}	At full scale		0.5		LSB
Differential nonlinearity	A _{dnl}			±1		LSB
Integral nonlinearity	A _{inl}			±1.5		LSB
Resistors						
X+, X-, Y+, Y- resistance	R _{chn}	Touch Pad Biasing Resistance		5		Ohm
Pen detect resistance	R _{PNDT_00}	R _{PNDT} = 0		100		kOhm
	R _{PNDT_01}	R _{PNDT} = 1		200		kOhm
	R _{PNDT_10}	R _{PNDT} = 2		50		kOhm
	R _{PNDT_11}	R _{PNDT} = 3		25		kOhm
External components		recommendations				
Capacitor between VDD, GND	C _{vdd}	Type 0402, tolerance +/-50%		0.1		uF

1. SCL, SDA, NRST and NIRQ can be pulled up to a potential higher than the chip VDD but must not exceed the maximun voltage of 3.7V.

All values are valid within the recommended operating conditions unless otherwise specified.



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

2.4. Host Interface Specifications

Parameter	Symbol	Condition	Min	Тур	Max	Unit
I2C TIMING SPECIFICATIONS (i)						
SCL clock frequency	f _{SCL}		0		400	kHz
SCL low period	^t LOW		1.3			us
SCL high period	^t HIGH		0.6			us
Data setup time	^t SU;DAT		100			ns
Data hold time	t _{HD;DAT}		0			ns
Repeated start setup time	^t SU;STA		0.6			us
Start condition hold time	t _{HD;STA}		0.6			us
Stop condition setup time	t _{SU;STO}		0.6			us
Bus free time between stop and start	t _{BUF}		1.3			us
Data valid time	t _{VD;DAT}				0.9	us
Data valid ack time	t _{VD;ACK}				0.9	us
Pulse width of spikes that must be suppressed by the input filter	t _{SP}				50	ns
12C BUS SPECIFICATIONS	1	1	1			1
Capacitive Load on each bus line SCL, SE	DA C _b				400	pF

Table 3. Host Interface Specifications

Notes:

(i) All timing specifications refer to voltage levels (V_{IL}, V_{IH}, V_{OL}) defined in Table 3 unless otherwise mentioned.



DATASHEET



Multitouch 4-wire Resistive Touchscreen Controller with 15kV ESD Protection

ADVANCED COMMUNICATIONS & SENSING

2.5. Host Interface Timing Waveforms




Figure 4. I2C Start and Stop timing




Figure 5. I2C Data timing



Controller with 15kV ESD Protection


SX8651


DATASHEET


ADVANCED COMMUNICATIONS & SENSING


2.6. Typical Operating Characteristics


At Ta= -40 $^{\circ}$ to +85 $^{\circ}$, VDD=1.7V to 3.7V, PowDly=0.5 us, SetDly=0.5us, Filt=1, Resistive touch screen sensor current not taking in account, unless otherwise noted.
















Controller with 15kV ESD Protection


SX8651


DATASHEET


ADVANCED COMMUNICATIONS & SENSING

Typical Operating Characteristics (continued)

At Ta= -40°C to +85°C, VDD=1.7V to 3.7V, PowDly=0.5 us, SetDly=0.5us, Filt=1, Resistive touch screen sensor current not taking in account, unless otherwise noted.











EMTECH

DATASHEET

3. Functional Description

3.1. General Introduction

This section provides an overview of the SX8651 architecture, device pinout and a typical application.

The SX8651 is designed for 4-wire resistive touch screen applications (Figure 6). The touch screen or touch panel is the resistive sensor and can be activated by either a finger or stylus. The touch screen coordinates and touch pressure are converted into I2C format by the SX8651 for transfer to the host.




Figure 6. SX8651 with screen

3.2. Channel Pins

3.2.1. X+, X-, Y+. Y-




Figure 7. Simplified diagram of X+, X-, Y+, Y- pins

3.2.2. AUX

The SX8651 interface includes an AUX pin that serves two functions: an ADC input; and a start of conversion trigger. When used as an ADC, the single ended input range is from GND to VDD, referred to GND. When the AUX input is configured to start conversions, the AUX input can be further configured as a rising and / or falling edge trigger.

The AUX is protected to VDD and GROUND.

Figure 8 shows a simplified diagram of the AUX pin.

The SX8651's channel pins (X_+, X_-, Y_+, Y_-) directly connect to standard touch screen X and Y resistive layers. The SX8651 separately biases each of these layers and converts the resistive values into (X,Y) coordinates.

The channel pins are protected to VDD and GROUND.

Figure 7 shows the simplified diagram of the X+, X-, Y+, Y- pins.




Figure 8. Simplified diagram of AUX



Controller with 15kV ESD Protection

SX8651


DATASHEET

ADVANCED COMMUNICATIONS & SENSING

3.3. Host Interface and Control Pins

The SX8651 host and control interface consists of: NIRQ, I2C pins SCL and SDA, A0, and NRST.


3.3.1. NIRQ



The NIRQ pin is an active low, open drain output to facilitate interfacing to different supply voltages and thus requires an external pull-up resistor (1-10 kOhm). The NIRQ pin does not have protection to VDD.

The NIRQ function is designed to provide an interrupt to the host processor. Interrupts may occur when a pen is detected, or when channel data is available.

Figure 9 shows a simplified diagram of the NIRQ pin.



3.3.2. SCL

The SCL pin is a high-impedance input and opendrain output pin. The SCL pin does not have protection to VDD to conform to I2C slave specifications. An external pull-up resistor (1-10 kOhm) is required.

Figure 10 shows the simplified diagram of the SCL pin.




Figure 10. Simplified diagram of SCL

SDA is an I/O pin. It can be used as an open-drain output (with external pull-up resistor) or as an input. An external pull-up resistor (1-10 kOhm) is required.

The SDA I/O pin does not have protection to VDD to conform to I2C slave specifications.

Figure 11 shows a simplified diagram of the SDA pin.



3.3.3. SDA




Figure 11. Simplified diagram of SDA



SX8651

DATASHEET

ADVANCED COMMUNICATIONS & SENSING

3.3.4. A0

3.3.5. NRST

NRST

HOST∧

VDD

The A0 pin is connected to the I2C address select control circuitry and is used to modify the device I2C address.

The A0 pin is protected to GROUND.

Figure 12 shows a simplified diagram of the A0 pin.




Figure 12. Simplified diagram of A0

The NRST pin is an active low input that provides a hardware reset of the SX8651's control circuitry.

The NRST pin is protected GROUND to enable interfacing with devices at a different supply voltages.

Figure 13 shows a simplified diagram of the NRST pin.




3.4. Power Management Pins

The SX8651's power management input consists of the following Power and Ground pins.

Control


3.4.1. VDD



The VDD is a power pin and is the power supply for the SX8651. The VDD has ESD protection to GROUND. Figure 14 shows a simplified diagram of the VDD pin.

Figure 14. Simplified diagram of VDD

3.4.2. GND



The SX8651 has one power management ground pin, GND. (The die attach paddle on DFN is also connected to GND.) The GND has ESD protection to VDD. Figure 15 shows a simplified diagram of the GND pin.

Figure 15. Simplified diagram of GND



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

4. Detailed Description

4.1. Touch Screen Operation

A resistive touch screen consists of two (resistive) conductive sheets separated by an insulator when not pressed. Each sheet is connected through 2 electrodes at the border of the sheet (Figure 16). When a pressure is applied on the top sheet, a connection with the lower sheet is established. Figure 17 shows how the Y coordinate can be measured. The electrode plates are connected through terminals X_+ , X_- and Y_+ , Y_- to an analog to digital converter (ADC) and a reference voltage. The resistance between the terminals X_+ and X_- is defined by Rxtot. Rxtot will be split in 2 resistors, R1 and R2, in case the screen is touched. The resistance between the terminals Y_+ and Y_- is represented by R3 and R4. The connection between the top and bottom sheet is represented by the touch resistance (R_T).




Figure 16. 4-wire Touch Screen




Figure 17. Touch Screen Operation ordinate measurement (Y)



Controller with 15kV ESD Protection

SX8651

DATASHEET

ADVANCED COMMUNICATIONS & SENSING

4.2. Coordinates Measurement

The top resistive sheet (Y) is biased with a voltage source. Resistors R3 and R4 determine a voltage divider proportional to the Y position of the contact point. Since the converter has a high input impedance, no current flows through R1 so that the voltage X+ at the converter input is given by the voltage divider created by R3 and R4.

The X coordinate is measured in a similar fashion with the bottom resistive sheet (X) biased to create a voltage divider by R1 and R2, while the voltage on the top sheet is measured through R3. Figure 18 shows the coordinates measurement setup. The resistance R_T is the resistance obtained when a pressure is applied on the screen. R_T is created by the contact area of the X and Y resistive sheet and varies with the applied pressure.




Figure 18. Ordinate (Y) and abscissa (X) coordinates measurement setup

The X and Y position are found by: $Xpos = 4095 \cdot \frac{R2}{R1 + R2}$ $Ypos = 4095 \cdot \frac{R4}{R3 + R4}$

4.3. Pressure Measurement

The pressure measurement consists of two additional setups: z1 and z2 (see Figure 19).




Figure 19. z1 and z2 pressure measurement setup



Rvtot = R3 + R4

 $R_T = R4 \cdot \left[\frac{z^2}{z^1} - 1\right]$

 $R_T = Rytot \cdot \frac{Ypos}{4095} \cdot \left[\frac{z^2}{z^1} - 1\right]$

 $R1 = Rxtot \cdot \left[1 - \frac{Xpos}{4095}\right]$

DATASHEET

ADVANCED COMMUNICATIONS & SENSING

The corresponding equations for the pressure: $z_1 = 4095 \cdot \frac{R4}{R1 + R4 + R_T}$ $z_2 = 4095 \cdot \frac{R4 + Rt}{R1 + R4 + R_T}$

The X and Y total sheet resistance (Rxtot, Rytot) are known from the touch screen supplier. Rxtot = R1 + R2

R4 is proportional to the Y coordinate.

The R4 value is given by the total Y plate resistance multiplied by the fraction of the Y position over the full coordinate range. $R4 = Rytot \cdot \frac{Ypos}{4095}$

By re-arranging z1 and z2 one obtains


Which results in:

The touch resistance calculation above requires three channel measurements (Ypos, z2 and z1) and one specification data (Rytot). An alternative calculation method is using Xpos, Ypos, one z channel and both Rxtot and Rytot shown in the next calculations

R1 is inverse proportional to the X coordinate.

Substituting R1 and R4 into z1 and rearranging terms gives:

4.4. Pen Detection



 $R_T = \frac{Rytot \cdot Ypos}{4095} \cdot \left[\frac{4095}{71} - 1\right] - Rxtot \cdot \left[1 - \frac{Xpos}{4095}\right]$

If the touchscreen is powered between X+ and Y- through a resistor R_{PNDT} , no current will flow so long as pressure is not applied to the surface (see Figure 20). When some pressure is applied, a current path is created and brings X+ to the level defined by the resistive divider determined by R_{PNDT} and the sum of R1, R_T and R4. Due to the capacitive loading of the touchscreen, the bias delay is of 0.25 x POWDLY.

The level is detected by a comparator.

data and saves power.

Figure 20. Pen detection

The resistor R_{PNDT} can be configured to 4 different values (see Table 7) to accommodate different screen resistive values.

 R_{PNDT} should be set to a value greater than 7x(Rxtot + Rytot).

The pen detection will set the PENIRQ bit of the RegStat register.


In PENDET mode, the pen detection will set NIRQ low. The PENIRQ bit will be cleared and the NIRQ will be de-asserted as soon as the host reads the status register.



ADVANCED COMMUNICATIONS & SENSING

DATASHEET

4.5. Double touch measurement



The simplified model for double touch on the

touchscreen is given in Figure 21. R1, R2 and R3 are the top plate resistances.

Rytot = R4 + R5 + R6

R4, R5 and R6 are the bottom plate resistances.

The two contacts on the touchscreen made by the two fingers create Rt1 and Rt2 which are the touch resistances between the two layers of the touchscreen.

The host retrieves the data from the SX8651. A S/W running in the host enables the detection of the events described in section[8].

Figure 21. Touchscreen model for double touch

To get the best gesture detection, the resistor RmSelX and RmSelY should be set according to the panel resistance and the Table 4.

Y Panel resistance (Ohm)	RmSelY	X Panel resistance (Ohm)	RmSelX
100 to 187	000	100 to 187	000
188 to 312	001	188 to 312	001
313 to 938	010	313 to 938	010
939 to 1875	011	939 to 1875	011
1876 to 4375	100	1876 to 4375	100
4376 to 9375	101	4376 to 9375	101
9376 to 18780	110	9376 to 18780	110
Larger than 18780	111	Larger than 18780	111

Table 4. . RmSelX and RmSelY resistance selection

Rxtot = R1 + R2 + R3




ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

5. Data Processing



The SX8651 offers 4 types of data processing which allows the user to make trade-offs between data throughput, power consumption and noise rejection.

The parameter FILT is used to select the filter order N_{filt} . The noise rejection will be improved with a high order to the detriment of the power consumption. The K coefficient in Table 5 is a filter constant. Its value is K=4079/4095.

Figure 22. Filter structure

FILT	N _{filt}	Explanation	Processing
0	1	No average	$s_n = c_n$
1	3	3 ADC samples are averaged	$s_n = \frac{1}{3}K(c_n + c_{n-1} + c_{n-2})$
2	5	5 ADC samples are averaged	$s_n = \frac{1}{5}K(c_n + c_{n-1} + c_{n-2} + c_{n-3} + c_{n-4})$
3	7	7 ADC samples are sorted and the 3 center samples are averaged	$c_{max1} \ge c_{max2} \ge c_a \ge c_b \ge c_c \ge c_{min1} \ge c_{min2}$ $s_n = \frac{1}{3}K(c_a + c_b + c_c)$



5.1. Host Interface and Control

The host interface consists of I2C (SCL and SDA) and the NIRQ, A0, NRST signals. The I2C implemented on the SX8651 is compliant with:

- ٠ Standard Mode (100 kbit/s) & Fast Mode (400 kbit/s)
- ٠ Slave mode
- 7 bit slave address

5.1.1. I2C Address

Pin A0 defines the LSB of the I2C address. It is shown on Figure 23.

SX8651 Slave Address(7:1) =

with pin A0 connected to ground

with pin A0 connected to VDD





Controller with 15kV ESD Protection

ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

Upon request of the customer, a custom I2C address can be burned in the NVM.

The host uses the I2C to read and write data and commands to the configuration and status registers. During a conversion, the I2C clock can be stretched until the end of the processing.

Channel data read is done by I2C throughput optimized formats.

The supported I2C access formats are described in the next sections:

- I2C Write Registers
- I2C Read Registers
- I2C Host Commands
- I2C Read Channels

5.1.2. I2C Write Registers

The format for I2C write is given in Figure 24.

After the start condition [S], the SX8651 slave address (SA) is sent, followed by an eighth bit (W='0') indicating a Write. The SX8651 then Acknowledges [A] that it is being addressed, and the host sends 8-bit Command and Register address consisting of the command bits '000' followed by the SX8651 Register Address (RA).

The SX8651 Acknowledges [A] and the host sends the appropriate 8-bit Data Byte (WD0) to be written.

Again the SX8651 Acknowledges [A].

In case the host needs to write more data, a succeeding 8-bit Data Byte will follow (WD1), acknowledged by the slave [A]. This sequence will be repeated until the host terminates the transfer with the Stop condition [P].




Figure 24. I2C write register

The register address increments automatically when successive register data (WD1...WDn) is supplied by the host.

The correct sampling of the screen by the SX8651 and the host I2C bus traffic are events that might occur simultaneously. The SX8651 will synchronize these events by the use of clock stretching if that is required. The stretching occurs directly after the last received command bit (see Figure 24).

5.1.3. I2C Read Registers



Controller with 15kV ESD Protection

SX8651

DATASHEET

ADVANCED COMMUNICATIONS & SENSING

The format for incremental I2C read for registers is given in Figure 25. The read has to start with a write of the read address.

After the start condition [S], the SX8651 Slave Address (SA) is sent, followed by an eighth bit (W='0') indicating a Write. The SX8651 then Acknowledges [A] that it is being addressed, and the host responds with a 8-bit CR Data consisting of '010' followed by the Register Address (RA). The SX8651 responds with an Acknowledge [A] and the host sends the Repeated Start Condition [Sr]. Once again, the SX8651 Slave Address (SA) is sent, followed by an eighth bit (R='1') indicating a Read.

The SX8651 responds with an Acknowledge [A] and the read Data byte (RD0). If the host needs to read more data it will acknowledge [A] and the SX8651 will send the next read byte (RD1). This sequence can be repeated until the host terminates with a NACK [N] followed by a stop [P].




Figure 25. I2C read registers

The I2C read register format of Figure 25 is maintained until the Stop Condition. After the Stop Condition the SX8651 is performing succeeding reads by the compact read format of the I2C read channels described in the next section. No clock stretching will occur for the I2C read registers.

5.1.4. I2C Host Commands

The format for I2C commands is given in Figure 26.

After the start condition [S], the SX8651 Slave Address (SA) is sent, followed by an eighth bit (W='0') indicating a Write. The SX8651 then Acknowledges [A] that it is being addressed, and the host responds with an 8-bit Data consisting of a '1' + command(6:0). The SX8651 Acknowledges [A] and the host sends a stop [P].

The exact definition of command(6:0) can be found in Table 9.



ADVANCED COMMUNICATIONS & SENSING



SX8651




Figure 26. I2C host command

The sampling of the screen by the SX8651 and the host I2C bus traffic are events that might occur simultaneously. The SX8651 will synchronize these events by the use of clock stretching if that is required. The stretching occurs directly after the last received command bit (see Figure 26).

5.1.5. I2C Read Channels

The host is able to read the channels with a high throughput, by the format shown in Figure 27.


After the start condition [S], the SX8651 Slave Address (SA) is sent, followed by an eighth bit (R='1') indicating a read. The SX8651 responds with an Acknowledge [A] and the Read Data byte (RD0). The host sends an Acknowledge [A] and the SX8651 responds with the Read Data byte (RD1). If the host needs to read more data, it will acknowledge [A] and the SX8651 will send the next read bytes. This sequence can be repeated until the host terminates with a NACK [N] followed immediately by a stop [P]. The NACK [N] releases the NIRQ line. The stop [P] must occur before the end of the conversion.


The channel data that can be read is defined by the last conversion sequence.

A maximum number of 10 data bytes is passed when all channels (X, Y, z1, z2 and AUX) are activated in the "I2CRegChanMsk".

The channel data is sent with the following order: X, Y, Z1, Z2, AUX. The first byte of the data contains the channel information as shown in Figure 28.

Typical applications require only X and Y coordinates, thus only 4 bytes of data will be read.







Controller with 15kV ESD Protection

ADVANCED COMMUNICATIONS & SENSING

DATASHEET

SX8651

The sampling of the screen by the SX8651 and the host I2C bus traffic are events that might occur simultaneously. The SX8651 will synchronize these events by the use of clock stretching if that is required. The stretching occurs directly after the address and read bit have been sent for the I2C read channels command (see Figure 27).

5.1.6. Data Channel Format

Channel data is coded on 16 bits as shown in Figure 28




Figure 28. data channel format

The 3 bits CHAN(2:0) are defined in Table 10 and show which channel data is referenced. The channel data D(11:0) is of unsigned format and corresponds to a value between 0 and 4095.

5.1.7. Invalid Qualified Data

The SX8651 will return 0xFFFF data in case of invalid qualified data.

This occurs:

- when the SX8651 converted channels and the host channel readings do not correspond. E.g. the host converts X and Y and the host tries to read X, Y and z1 and z2.
- when a conversion is done without a pen being detected.

5.2. I2C Register Map

I2C register address RA(4:0)	Register	Description
0 0000	I2CRegCtrl0	Write, Read
0 0001	I2CRegCtrl1	Write, Read
0 0010	I2CRegCtrl2	Write, Read
0 0011	I2CRegCtrl3	Write, Read
0 0100	I2CRegChanMsk	Write, Read
0 0101	I2CRegStat	Read
1 1111	I2CRegSoftReset	Write

Table 6.I2C Register address

The details of the registers are described in the next sections.



Controller with 15kV ESD Protection

SX8651

DATASHEET

ADVANCED COMMUNICATIONS & SENSING

5.3. Host Control Writing

The host control writing allows the host to change SX8651 settings. The control data goes from the host towards the SX8651 and may be read back for verification.

register	bits	default	description		
I2CRegCtrl0	7:4	0000		Set rate in coordinates per sec (cps) (± 20%) If RATE equals zero then Manual mode. if RATE is larger than zero then Automatic mode	
			RATE	0000: Timer disabled -Manual mode 0001: 10 cps 0010: 20 cps 0011: 40 cps 0100: 60 cps 0101: 80 cps 0110: 100 cps 0111: 200 cps	1000: 300 cps 1001: 400 cps 1010: 500 cps 1011: 1k cps 1100: 2k cps 1101: 3k cps 1110: 4k cps 1111: 5k cps
	3:0 0000		POWDLY	Settling time (± 10%): The channel will be biased for a time of POWDLY before each channel conversion	
		0000		0000: Immediate (0.5 us) 0001: 1.1 us 0010: 2.2 us 0011: 4.4 us 0100: 8.9 us 0101: 17.8 us 0110: 35.5 us 0111: 71.0 us	1000: 0.14 ms 1001: 0.28 ms 1010: 0.57 ms 1011: 1.14 ms 1100: 2.27 ms 1101: 4.55 ms 1110: 9.09 ms 1111: 18.19 ms
I2CRegCtrl1	7:6 00	AUXAQC	00: AUX is used as an analog input 01: On rising AUX edge, wait POWDLY and start acquisition	10: On falling AUX edge, wait POWDLY and start acquisition 11: On rising and falling AUX edges, wait POWDLY and start acquisition	
				The AUX trigger requires the manual mode.	
	5	1	CONDIRQ	Enable conditional interrupts 0: interrupt always generated at end of conversion cycle. If no pen is detected the data is set to 'invalid qualified'. 1: interrupt generated when pen detect is successful	
	4	0	reserved		
	3:2	00	RPDNT	Select the Pen Detect Resistor 00: 100 KOhm 01: 200 KOhm 10: 50 KOhm 11: 25 KOhm	
	1:0	00	FILT	Digital filter control 00: Disable 01: 3 sample averaging 10: 5 sample averaging 11: 7 sample acquisition, sort, average 3 middle samples	

Table 7. I2C registers