

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








FINAL

DUAL PARITY CHECKER/ **GENERATOR**

FEATURES

- Max. propagation delay of 2200ps
- IEE min. of -70mA
- Industry standard 100K ECL levels
- **■** Extended supply voltage option: VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75K Ω input pull-down resistors
- 15% faster than Fairchild 300K
- Approximately 30% lower power than Fairchild 300K
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPACK and 28-pin PLCC packages

BLOCK DIAGRAM




DESCRIPTION

The SY100S360 is a dual parity checker/generator and is designed for use in high-performance ECL systems. The inputs are segmented into two groups of nine inputs each and the parity output is at a logic LOW when an even number of inputs are at a logic HIGH. In each group, one of the nine inputs (Ia, Ib) has a shorter propagation delay and, therefore, is ideal as the expansion input for parity generation of wider data.

A Compare output (\overline{C}) is also provided which allows comparison of two 8-bit words. A logic LOW on the \overline{C} output indicates a match. The inputs on this device have $75K\Omega$ pull-down resistors.

PIN CONFIGURATIONS



Micrel SY100S360

PIN NAMES

Pin	Function			
la, lb, lna, lnb	Data Inputs (n = 17)			
Za – Zb	Parity Odd Outputs			
C	Compare Output			
VEES	VEE Substrate			
VCCA	Vcco for ECL Outputs			

TRUTH TABLE(1)

Sum of High Inputs	Output Z
Even	HIGH
Odd	LOW

NOTE:

1. Comparator Function:

 $\overline{C} = (10a \oplus 11a) + (12a \oplus 13a) + (14a \oplus 15a) + (16a \oplus 17a) + (10b \oplus 11b) + (12b \oplus 13b) + (14b \oplus 15b) + (16b \oplus 17b)$

DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
IIН	Input HIGH Current				μΑ	VIN = VIH (Max.)
	la, lb	_	_	300	·	
	Ina, Inb	<u> </u>	_	200		
IEE	Power Supply Current	-70	– 45	-30	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERPACK

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

		Ta =	= 0°C	TA =	+25°C	TA =	+85°C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
tPLH tPHL	Propagation Delay Ina, Inb to Za, Zb	500	2300	500	2300	500	2300	ps	
tPLH tPHL	Propagation Delay Ina, Inb to C	500	1800	500	1800	500	1800	ps	
tPLH tPHL	Propagation Delay Ia, Ib to Za, Zb	300	1000	300	1000	300	1000	ps	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	


PLCC

VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

		TA =	= 0°C	TA = -	+25°C	TA = -	+85°C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Condition
tPLH tPHL	Propagation Delay Ina, Inb to Za, Zb	500	2200	500	2200	500	2200	ps	
tPLH tPHL	Propagation Delay Ina, Inb to $\overline{\mathbf{C}}$	500	1700	500	1700	500	1700	ps	
tPLH tPHL	Propagation Delay Ia, Ib to Za, Zb	300	900	300	900	300	900	ps	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	

Micrel SY100S360

TIMING DIAGRAM



Propagation Delay and Transition Times

NOTE:


VEE = -4.2V to -5.5V unless otherwise specified; VCC = VCCA = GND

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range		
SY100S360FC	F24-1	Commercial		
SY100S360JC	J28-1	Commercial		
SY100S360JCTR	J28-1	Commercial		

Micrel SY100S360

24 LEAD CERPACK (F24-1)



NOTES:

1. DIMENSIONS ARE IN INCHES[MM].


AND CAP TO BASE ALIGNMENT TOLERANCES.

3. DIMENSIONS SHOWN ARE MAX/MIN,
WHERE NOTED.

Rev. 03

Micrel SY100S360

28 LEAD PLCC (J28-1)



MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated