# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TOSHIBA BiCD Integrated Circuit Silicon Monolithic

# **TB6560AHQ, TB6560AFG**

PWM Chopper-Type Bipolar Driver IC for Stepping Motor Control

The TB6560AHQ/AFG is a PWM chopper-type stepping motor driver IC designed for sinusoidal-input microstep control of bipolar stepping motors. The TB6560AHQ/AFG can be used in applications that require 2-phase, 1-2-phase, 2W1-2-phase and 4W1-2-phase excitation modes. The TB6560AHQ/AFG is capable of low-vibration, high-performance forward and reverse driving of a two-phase bipolar stepping motor using only a clock signal.

# **Features**

- Single-chip motor driver for sinusoidal microstep control of stepping motors
- High output withstand voltage due to the use of BiCD process: Ron (upper and lower sum) =

TB6560AHQ: 0.6 Ω (typ.) TB6560AFG: 0.7 Ω (typ.)

- Forward and reverse rotation
- Selectable phase excitation modes  $(2, 1-2, 2W1-2, 2W1-2)$
- High output withstand voltage:  $VDSS = 40 V$
- High output current:  $I_{OUT} = TB6560AHQ: 3.5 A (peak)$ TB6560AFG: 2.5 A (peak)
- Packages: HZIP25-P-1.27 HQFP64-P-1010-0.50
- Internal pull-down resistors on inputs: 100 kΩ (typ.)
- Output monitor pin:  $MO$  current  $(IMO$  (max) = 1 mA)
- Reset and enable pins
- Thermal shutdown (TSD)



Weight HZIP25-P-1.27: 9.86 g (typ.) HQFP64-P-1010-0.50: 0.26 g (typ.)

\*: These ICs are highly sensitive to electrostatic discharge. When handling them, ensure that the environment is protected against electrostatic discharge. Ensure also that the ambient temperature and relative humidity are maintained at reasonable level.

# **TOSHIBA**

## **Block Diagram**



 $($ TB6560AHQ/TB6560AFG $)$ 

## **Pin Functions**



(\*): The pin assignment of the TB6560AFG is different from that of the TB6560FG.

TB6560AHQ: There is no no-connect (NC) pin.

TB6560AFG: Except the above pins, all pins are NC. The pin numbers of NC pins are: 1, 3, 5, 8, 9, 12, 15, 17, 18, 21, 22, 24, 27, 29, 32, 34, 37, 40, 41, 44, 46, 49, 52, 54, 57, 58, 59, 60, and 63.

Applying a voltage to NC pins does not cause any problem since they are not connected inside the IC.

All control input pins have an internal pull-down resistor of 100 kΩ (typ.)

Note 1: As for the TB6560AFG, two pins that have the same functionality should be short-circuited at a location as close to the TB6560AFG as possible.

(The electrical characteristics provided in this document are measured when those pins are handled in this manner.)

# **Equivalent Circuits**



# **TOSHIBA**

# **Pin Assignment (top view)**

**TB6560AFG**



**Absolute Maximum Ratings (T<sup>a</sup>** = **25°C)**

Characteristics			Symbol	Rating	Unit
Power supply voltage			V <sub>DD</sub>	6	V
			VM <sub>A/B</sub>	40	
Output current (per phase)	Peak	<b>TB6560AHQ</b>	l <sub>O</sub> (PEAK)	3.5	A
		<b>TB6560AFG</b>		2.5	
$MO$ drain current			$\mathsf{I}_{(\mathsf{M}^{\circ})}$	1	mA
Protect drain current			(Protect)	1	mA
Input voltage			V <sub>IN</sub>	V <sub>DD</sub>	V
		TB6560AHQ		5 (Note 1)	
Power dissipation			$P_D$	43 (Note 2)	W
				1.7 (Note 3)	
		TB6560AFG		4.2 (Note 4)	
Operating temperature			$T_{\text{opr}}$	$-30$ to 85	$^{\circ}C$
Storage temperature			$T_{\sf stg}$	$-55$ to 150	°C

Note 1:  $T_a = 25^{\circ}$ C, without heatsink.

Note 2:  $T_a = 25^{\circ}$ C, with infinite heatsink (HZIP25).

Note 3:  $T_a = 25^{\circ}$ C, with soldered leads.

Note 4:  $T_a = 25^{\circ}$ C, when mounted on a board (4-layer board).

## **Operating Range (T<sup>a</sup>** = −**30 to 85°C)**



# **Electrical Characteristics (T<sup>a</sup>** = **25°C, VDD** = **5 V, VM** = **24 V)**



Note: Not tested in production

# **Electrical Characteristics (T<sup>a</sup>** = **25°C, VDD** = **5 V, VM** = **24 V)**



Note 1: Relative to the peak current at  $\theta = 0$ .

Note 2: Not tested in production.

#### **Functional Descriptions**

#### **1. Excitation Mode Settings**

The excitation mode can be selected from the following four modes using the M1 and M2 inputs. (The 2-phase excitation mode is selected by default since both M1 and M2 have internal pull-down resistors.)



#### **2. Function Table (Relationship Between Inputs and Output Modes)**

When the ENABLE pin is Low, outputs are off. When the  $\overline{\text{RESET}}$  pin is Low, the outputs are put in the Initial mode as shown in the table below. In this mode, the states of the CLK and CW/CCW pins are don't-cares.



X: Don't care

#### **3. Initial Mode**

When  $\overline{\text{RESET}}$  is asserted, phase currents in each excitation mode are as follows. At this time, the M<sub>O</sub> pin goes Low (open-drain connection).



#### **4. Decay Mode Settings**

It takes approximately four OSC cycles for discharging a current in PWM mode. The 25 % decay mode is created by inducing decay during the last cycle in Fast Decay mode; the 50 % Decay mode is created by inducing decay during the last two cycles in Fast Decay mode; and the 100 % Decay mode is created by inducing decay during all four cycles in Fast Decay mode.

Since the DCY1 and DCY2 pins have internal pull-down resistors, the Normal mode is selected when DCY1 and DCY2 are undriven.



#### **5. Torque Settings (Current Value)**

The ratio of the current necessary for actual operations to the predefined current adjusted by an external resistor can be selected as follows. The Weak Excitation mode should be selected to set a torque extremely low like when the motor is at a fixed position.

Since the TQ2 and TQ1 pins have pull-down resistors, the 100 % torque setting is selected when TQ2 and TQ1 are undriven.



#### **6. Calculation of the Predefined Output Current**

To perform a constant current drive, the reference current should be adjusted by an external resistor. Charging stops when the NFA (NFB) voltage reaches  $0.5$  V (when the torque setting is 100 %) so that a current does not exceed the predefined level.

IOUT  $(A) = 0.5$  (V) / R<sub>NF</sub>  $(\Omega)$ 

Example: To set the peak current to 1 A, the value of an external resistor should be  $0.5 \Omega$ .

#### **7. Protect and MO Output Pins**

These are open-drain outputs. An external pull-up resistor should be added to these pins when in use. If the TSD circuit is activated, Protect is driven Low. When the IC enters the Initial state, MO is driven Low.



Rest voltage of output terminal Mo and output terminal Protect reach 0.5 V (max) when IO is 1 mA.

#### **8. Adjusting the External Capacitor Value (COSC) and Minimum Clock Pulse Width (tW(CLK))**

A triangular-wave is generated internally by CR oscillation. The capacitor is externally connected to the OSC pin. The recommended capacitor value is between 100 pF and 1000 pF.

Approximate equation:  $f$ OSC =  $1$ /{ $C$ OSC ×  $1.5 \times (10/C$ OSC + 1)/66} × 1000 kHz (Since this is an approximation formula, the calculation result may not be exactly equal to the actual value.)

The approximate values are shown below. The minimum clock pulse width (tW(CLK)) corresponds to the external capacitor (Cosc) as follows:



Note 1: When the frequency of an input clock signal is high, the  $C_{\rm OSC}$  value should be small so that the duty cycle of an input clock pulse does not become extremely high (should be around 50 % or lower).

Note 2: Not tested in production.

#### **Relationship between the Enable and and Output Signals RESET**





Setting the ENABLE signal Low disables only the output signals, while internal circuitry other than the output block continues to operate in accordance with the CLK input. Therefore, when the ENABLE signal goes High again, the output current generation is restarted as if phases proceeded with the CLK signal.

**Example 2: RESET input in 1-2-phase excitation mode (M1: H, M2: L)**



Setting the RESET signal Low causes the outputs to be put in the Initial state and the MO output to be driven Low (Initial state: A-channel output current is at its peak (100 %)).

When the  $\overline{\text{REST}}$  signal goes High again, the output current generation is restarted at the next rising edge of CLK with the state following the Initial state.

**2-Phase Excitation (M1: L, M2: L, CW Mode)**



**1-2-Phase Excitation (M1: H, M2: L, CW Mode)**



**TOSHIBA** 

#### **2W1-2-Phase Excitation (M1: H, M2: H, CW Mode)**



## **4W1-2-Phase Excitation (M1: L, M2: H, CW Mode)**



### **<Input Signal Example>**



It is recommended that the state of the M1 and M2 pins be changed after setting the  $\overline{\text{RESET}}$  signal Low during the Initial state (MO = Low). Even when the MO signal is Low, changing the M1 and M2 signals without setting the  $\overline{\text{RESET}}$  signal Low may cause a discontinuity in the current waveform.

#### **9. Current Waveforms and Mixed Decay Mode Settings**

The current decay rate of the Decay mode operation can be determined by the DCY1 and DCY2 inputs for constant-current control.

The "NF" refers to the point at which the output current reaches its predefined current level, and the "RNF" refers to the monitoring timing of the predefined current.

The smaller the MDT value, the smaller the current ripple amplitude. However, the current decay rate decreases.



#### **10. Current Control Modes (Effects of Decay Modes)**

• Increasing the current (sine wave)



• Decreasing the current with a high decay rate (The current decay rate in Mixed Decay mode is the ratio between the time in Fast-Decay mode (discharge time after MDT) and the remainder of the period.)



• Decreasing the current with a low decay rate (The current decay rate in Mixed Decay mode is the ratio between the time in Fast-Decay mode (discharge time after MDT) and the remainder of the period.)



During Mixed Decay and Fast Decay modes, if the predefined current level is less than the output current at the RNF (current monitoring point), the Charge mode in the next chopping cycle will disappear (though the current control mode is briefly switched to Charge mode in actual operations for current sensing) and the current is controlled in Slow and Fast Decay modes (mode switching from Slow Decay mode to Fast Decay mode at the MDT point).

Note: The above figures are rough illustration of the output current. In actual current waveforms, transient response curves can be observed.

#### **11. Current Waveforms in Mixed Decay Mode**



• When the NF points come after Mixed Decay Timing points



• When the output current value > predefined current level in Mixed Decay mode

- NF NF 25 % Mixed Decay Mode IOUT fchop fchop Predefined Current Level CLK Signal Input f<sub>chop</sub> MDT (Mixed Decay Timing) Points Predefined Current Level RNF RNF
- \*: Even if the output current rises above the predefined current at the RNF point, the current control mode is briefly switched to Charge mode for current sensing.

#### **12. Current Waveform in Fast Decay Mode**

After the output current to the load reaches the current value specified by RNF, torque or other means, the output current to the load will be fed back to the power supply fully in Fast Decay mode.



#### **13. CLK and Internal OSC Signals and Output Current Waveform (when the CLK signal is asserted during Slow Decay mode)**



When the CLK signal is asserted, the Chopping Counter (OSC Counter) is forced to reset at the next rising edge of the OSC signal.

As a result, the response to input data is faster compared to methods in which the counter is not reset. The delay time that is theoretically determined by the logic circuit is one OSC cycle = 10 µs at a 100 kHz chopping rate.

After the OSC Counter is reset by the CLK signal input, the current control mode is invariably switched to Charge mode briefly for current sensing.

Note: Even in Fast Decay mode, the current control mode is invariably switched to Charge mode briefly for current sensing.

#### **14. CLK and Internal OSC Signals and Output Current Waveform (when the CLK signal is asserted during Charge mode)**



The OSC Counter is reset here.

#### **15. CLK and Internal OSC Signals and Output Current Waveform (when the CLK signal is asserted during Fast Decay mode)**



The OSC Counter is reset here.

#### **16. Internal OSC Signal and Output Current Waveform when Predefined Current is Changed from Positive to Negative (when the CLK signal is input using 2-phase excitation)**

![](_page_23_Figure_3.jpeg)

The OSC Counter is reset here.

# TOSHIBA

### **Current Discharge Path when ENABLE is Set as Low During Operation**

When all the output transistors are forced off during Slow Decay mode, the coil energy is discharged in the following modes:

Note: Parasitic diodes are located on dotted lines. However, they are not normally used in normal Mixed Decay mode.

![](_page_24_Figure_5.jpeg)

As shown in the figure above, output transistors have parasitic diodes.

Normally, when the energy of the coil is discharged, each transistor is turned on allowing the current to flow in the reverse direction to that in normal operation; as a result, the parasitic diodes are not used. However, when all the output transistors are forced off, the coil energy is discharged via the parasitic diodes.

## **Output Transistor Operating Modes**

![](_page_25_Figure_3.jpeg)

## **Output Transistor Operating Modes**

![](_page_25_Picture_276.jpeg)

Note: This table shows an example of when the current flows as indicated by the arrows in the above figures. If the current flows in the opposite direction, refer to the following table:

![](_page_25_Picture_277.jpeg)

Upon transitions of above-mentioned modes, a dead time of about 300 ns is inserted between each mode respectively.