imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





500 mA Synchronous Buck Regulator, + 300 mA LDO with Power-Good Output

Features

- Dual-Output Regulator (500 mA Buck Regulator and 300 mA Low-Dropout Regulator)
- · Power-Good Output with 300 ms Delay
- Total Device Quiescent Current = 65 µA, Typical
- Independent Shutdown for Buck and LDO Outputs (TC1303)
- Both Outputs Internally Compensated
- Synchronous Buck Regulator:
 - Over 90% Typical Efficiency
 - 2.0 MHz Fixed-Frequency PWM (Heavy Load)
 - Low Output Noise
 - Automatic PWM to PFM mode transition
 - Adjustable (0.8V to 4.5V) and Standard Fixed-Output Voltages (0.8V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V)
- Low-Dropout Regulator:
 - Low-Dropout Voltage = 137 mV Typical @ 200 mA
 - Standard Fixed-Output Voltages (1.5V, 1.8V, 2.5V, 3.3V)
- Power-Good Function:
 - Monitors Buck Output Function (TC1303A)
 - Monitors LDO Output Function (TC1303B)
 - Monitors Both Buck and LDO Output Functions (TC1303C and TC1304)
 - 300 ms Delay Used for Processor Reset
- Sequenced Startup and Shutdown (TC1304)
- Small 10-pin 3x3 DFN or MSOP Package Options
- Operating Junction Temperature Range:
 - -40°C to +125°C
- Undervoltage Lockout (UVLO)
- Output Short Circuit Protection
- Overtemperature Protection

Applications

- · Cellular Phones
- · Portable Computers
- USB-Powered Devices
- Handheld Medical Instruments
- Organizers and PDAs

Description

The TC1303/TC1304 combines a 500 mA synchronous buck regulator and 300 mA Low-Dropout Regulator (LDO) with a power-good monitor to provide a highly integrated solution for devices that require multiple supply voltages. The unique combination of an integrated buck switching regulator and low-dropout linear regulator provides the lowest system cost for dual-output voltage applications that require one lower processor core voltage and one higher bias voltage.

The 500 mA synchronous buck regulator switches at a fixed frequency of 2.0 MHz when the load is heavy, providing a low noise, small-size solution. When the load on the buck output is reduced to light levels, it changes operation to a Pulse Frequency Modulation (PFM) mode to minimize quiescent current draw from the battery. No intervention is necessary for smooth transition from one mode to another.

The LDO provides a 300 mA auxiliary output that requires a single $1\,\mu\text{F}$ ceramic output capacitor, minimizing board area and cost. The typical dropout voltage for the LDO output is 137 mV for a 200 mA load.

For the TC1303/TC1304, the power-good output is based on the regulation of the buck regulator output, the LDO output or the combination of both. The TC1304 features start-up and shutdown output sequencing.

The TC1303/TC1304 is available in either the 10-pin DFN or MSOP package.

Additional protection features include: UVLO, overtemperature and overcurrent protection on both outputs.

For a complete listing of TC1303/TC1304 standard parts, consult your Microchip representative.

Package Types





Functional Block Diagram – TC1304



Typical Application Circuits



NOTES:

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

VIN - AGND	6.0V
All Other I/O	$(A_{GND} - 0.3V)$ to $(V_{IN} + 0.3V)$
L _X to P _{GND}	-0.3V to (V _{IN} + 0.3V)
P _{GND} to A _{GND}	-0.3V to +0.3V
Output Short Circuit Current	Continuous
Power Dissipation (Note 7)	Internally Limited
Storage temperature	65°C to +150°C
Ambient Temp. with Power Appl	ied40°C to +85°C
Operating Junction Temperature	e40°C to +125°C
ESD protection on all pins (HBM	l) 3 kV

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

Electrical Characteristics: $V_{IN1} = V_{IN2} = \overline{SHDN1,2} = 3.6V$, $C_{OUT1} = C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT2} = 1 \ \mu\text{F}$, $L = 4.7 \ \mu\text{H}$, V_{OUT1} (ADJ) = 1.8V, $I_{OUT1} = 100 \ \text{mA}$, $I_{OUT2} = 0.1 \ \text{mA}$ T_A = +25°C. **Boldface** specifications apply over the T_A range of -40°C to +85°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions		
Input/Output Characteristics								
Input Voltage	V _{IN}	2.7	_	5.5	V	Note 1, Note 2, Note 8		
Maximum Output Current	I _{OUT1_MAX}	500	—	_	mA	Note 1		
Maximum Output Current	I _{OUT2_MAX}	300	—		mA	Note 1		
Shutdown Current Combined V_{IN1} and V_{IN2} Current	IIN_SHDN		0.05	1	μA	SHDN1 = SHDN2 = GND		
TC1303A,B Operating I _Q TC1303C, TC1304 Operating I _Q			65.0 70.1	110 110	μA	$\overline{SHDN1} = \overline{SHDN2} = V_{IN2}$ $I_{OUT1} = 0 \text{ mA}, I_{OUT2} = 0 \text{ mA}$		
Synchronous Buck I _Q		—	38	—	μA	$\overline{SHDN1} = V_{IN}, \overline{SHDN2} = GND$		
LDO I _Q		_	46	_	μA	$\overline{SHDN1} = GND, \overline{SHDN2} = V_{IN2}$		
Shutdown/UVLO/Thermal Shutdown Characteristics								
SHDN1, SHDN2, SHDN (TC1304) Logic Input Voltage Low	V_{IL}	—	—	15	%V _{IN}	$V_{IN1} = V_{IN2} = 2.7V$ to 5.5V		
SHDN1, SHDN2, SHDN (TC1304) Logic Input Voltage High	V _{IH}	45	—	-	%V _{IN}	$V_{IN1} = V_{IN2} = 2.7V \text{ to } 5.5V$		
SHDN1, SHDN2, SHDN (TC1304) Input Leakage Current	I _{IN}	-1.0	±0.01	1.0	μA	$\frac{V_{IN1} = V_{IN2}}{SHDNX} = GND$ SHDNY = V _{IN}		
Thermal Shutdown	T _{SHD}		165		°C	Note 6, Note 7		
Thermal Shutdown Hysteresis	T _{SHD-HYS}	_	10	—	°C			
Undervoltage Lockout (V _{OUT1} and V _{OUT2})	UVLO	2.4	2.55	2.7	V	V _{IN1} Falling		
Undervoltage Lockout Hysteresis	UVLO- _{HYS}	—	200	—	mV			

Note 1: The Minimum V_{IN} has to meet two conditions: $V_{IN} \ge 2.7V$ and $V_{IN} \ge V_{RX} + V_{DROPOUT}$, $V_{RX} = V_{R1}$ or V_{R2} .

2: V_{RX} is the regulator output voltage setting.

3: $TCV_{OUT2} = ((V_{OUT2max} - V_{OUT2min}) * 10^6)/(V_{OUT2} * D_T).$

- 4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current.
- 5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential.
- 6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e. T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.
- 7: The integrated MOSFET switches have an integral diode from the L_X pin to V_{IN}, and from L_X to P_{GND}. In cases where these diodes are forward-biased, the package power dissipation limits must be adhered to. Thermal protection is not able to limit the junction temperature for these cases.
- 8: V_{IN1} and V_{IN2} are supplied by the same input source.

Electrical Characteristics: $V_{IN1} = V_{IN2} = \overline{SHDN1,2} = 3.6V$, $C_{OUT1} = C_{IN} = 4.7 \mu$ F, $C_{OUT2} = 1 \mu$ F, $L = 4.7 \mu$ H, V_{OUT1} (ADJ) = 1.8V,									
Parameters	Sym	Min	Тур	Max	Units	Conditions			
Synchronous Buck Regulator (V _{OUT1})									
Adjustable Output Voltage Range	V _{OUT1}	0.8	—	4.5	V				
Adjustable Reference Feedback Voltage (V _{FB1})	V _{FB1}	0.78	0.8	0.82	V				
Feedback Input Bias Current (_{IFB1})	I _{VFB1}	_	-1.5	—	nA				
Output Voltage Tolerance Fixed (V _{OUT1})	V _{OUT1}	-2.5	±0.3	+2.5	%	Note 2			
Line Regulation (V _{OUT1})	V _{LINE-REG}		0.2	—	%/V	$V_{IN} = V_R + 1V$ to 5.5V, $I_{LOAD} = 100 \text{ mA}$			
Load Regulation (V _{OUT1})	V _{LOAD-REG}	—	0.2	—	%	V _{IN} = V _R + 1.5V, I _{LOAD} = 100 mA to 500 mA (Note 1)			
Dropout Voltage V _{OUT1}	V _{IN} – V _{OUT1}	—	280	—	mV	I _{OUT1} = 500 mA, V _{OUT1} = 3.3V (Note 5)			
Internal Oscillator Frequency	F _{OSC}	1.6	2.0	2.4	MHz				
Start Up Time	T _{SS}	—	0.5	_	ms	T _R = 10% to 90%			
R _{DSon} P-Channel	R _{DSon-P}	—	450	_	mΩ	I _P =100 mA			
R _{DSon} N-Channel	R _{DSon-N}	—	450	_	mΩ	I _N =100 mA			
L _X Pin Leakage Current	I _{LX}	-1.0	±0.01	1.0	μA	$\frac{\text{SHDN}}{\text{L}_{\text{X}}} = 0\text{V}, \text{ V}_{\text{IN}} = 5.5\text{V}, \text{ L}_{\text{X}} = 0\text{V},$ $\text{L}_{\text{X}} = 5.5\text{V}$			
Positive Current Limit Threshold	+I _{LX(MAX)}	_	700	_	mA				
LDO Output (V _{OUT2})									
Output Voltage Tolerance (V _{OUT2})	V _{OUT2}	-2.5	±0.3	+2.5	%	Note 2			
Temperature Coefficient	TCV _{OUT}	—	25	_	ppm/°C	Note 3			
Line Regulation	$\Delta V_{OUT2}/ \Delta V_{IN}$	-0.2	±0.02	+0.2	%/V	$(V_R+1V) \le V_{IN} \le 5.5V$			
Load Regulation, $V_{OUT2} \ge 2.5V$	ΔV _{OUT2} / I _{OUT2}	-0.75	-0.08	+0.75	%	I _{OUT2} = 0.1 mA to 300 mA (Note 4)			

I_{OUT2} I_{OUT2} = 200 mA (Note 5) Dropout Voltage V_{OUT2} > 2.5V 137 300 VIN - VOUT2 mV I_{OUT2} = 300 mA 205 500 Power Supply Rejection Ratio PSRR 62 dB $f \leq$ 100 Hz, I_{OUT1} = I_{OUT2} = 50 mA, $C_{IN} = 0 \ \mu F$ μV/(Hz)^{1/2} Output Noise eN 1.8 $f \le 1 \text{ kHz}, I_{OUT2} = 50 \text{ mA},$ SHDN1 = GND

-0.18

+0.9

%

The Minimum V_{IN} has to meet two conditions: V_{IN} \ge 2.7V and V_{IN} \ge V_{RX} + V_{DROPOUT}, V_{RX} = V_{R1} or V_{R2}. Note 1:

-0.9

V_{RX} is the regulator output voltage setting. 2:

Load Regulation, V_{OUT2} < 2.5V

3: $TCV_{OUT2} = ((V_{OUT2max} - V_{OUT2min}) * 10^6)/(V_{OUT2} * D_T).$

 ΔV_{OUT2}

4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current.

5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential.

6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e. T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

7: The integrated MOSFET switches have an integral diode from the L_X pin to V_{IN}, and from L_X to P_{GND}. In cases where these diodes are forward-biased, the package power dissipation limits must be adhered to. Thermal protection is not able to limit the junction temperature for these cases.

8: V_{IN1} and V_{IN2} are supplied by the same input source.

I_{OUT2} = 0.1 mA to 300 mA (Note 4)

DC CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $V_{IN1} = V_{IN2} = \overline{SHDN1,2} = 3.6V$, $C_{OUT1} = C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT2} = 1 \ \mu\text{F}$, $L = 4.7 \ \mu\text{H}$, V_{OUT1} (ADJ) = 1.8V, $I_{OUT1} = 100 \ \text{mA}$, $I_{OUT2} = 0.1 \ \text{mA}$ T _A = +25°C. Boldface specifications apply over the T _A range of -40°C to +85°C.							
Parameters Sym Min Typ Max Units Conditions							
Output Short Circuit Current (Average)	I _{OUTsc2}	—	240	—	mA	$R_{LOAD2} \le 1\Omega$	
Wake-Up Time (From SHDN2 mode), (V _{OUT2})	t _{WK}	_	31	100	μs	I _{OUT1} = I _{OUT2} = 50 mA	
Settling Time (From SHDN2 mode), (V _{OUT2})	t _S	—	100	—	μs	I _{OUT1} = I _{OUT2} = 50 mA	
Power-Good (PG)							
Voltage Range PG	V _{PG}	1.0 1.2	—	5.5 5.5	V	$\begin{array}{l} T_{A} = 0^{\circ}C \ to \ +70^{\circ}C \\ T_{A} = -40^{\circ}C \ to \ +85^{\circ}C \\ V_{IN} \leq 2.7 \ I_{SINK} = 100 \ \mu A \end{array}$	
PG Threshold High (V _{OUT1} or V _{OUT2})	V _{TH_H}		94	96	% of V _{OUTX}	On Rising V_{OUT1} or V_{OUT2} $V_{OUTX} = V_{OUT1}$ or V_{OUT2}	
PG Threshold Low (V _{OUT1} or V _{OUT2})	V _{TH_L}	89	92	—	% of V _{OUTX}	On Falling V_{OUT1} or V_{OUT2} $V_{OUTX} = V_{OUT1}$ or V_{OUT2}	
PG Threshold Hysteresis $(V_{OUT1} \text{ and } V_{OUT2})$	V _{TH_HYS}	_	2	_	% of V _{OUTX}	$V_{OUTX} = V_{OUT1}$ or V_{OUT2}	
PG Threshold Tempco	$\Delta V_{TH} / \Delta T$	—	30	_	ppm/°C		
PG Delay	t _{RPD}	_	165	_	μs	V_{OUT1} or V_{OUT2} = (V_{TH} + 100 mV) to (V_{TH} - 100 mV)	
PG Active Time-out Period	t _{RPU}	140	262	560	ms	V_{OUT1} or $V_{OUT2} = V_{TH}$ - 100 mV to V_{TH} + 100 mV, $I_{SINK} = 1.2$ mA	
PG Output Voltage Low	PG_V _{OL}	_	_	0.2	V	$ \begin{split} &V_{OUT1} \text{or} V_{OUT2} = V_{TH} - 100 \text{ mV}, \\ &I_{PG} = 1.2 \text{ mA } V_{\text{IN2}} > 2.7 \text{V} \\ &I_{PG} = 100 \mu\text{A}, \ 1.0 \text{V} < V_{\text{IN2}} < 2.7 \text{V} \end{split} $	
PG Output Voltage High (TC1303B only)	PG_V _{OH}	0.9* V _{OUT2}	_	_	V	V_{OUT1} or V_{OUT2} = V_{TH} + 100 mV $V_{OUT2} \ge 1.8V$, I_{PG} = - 500 μ A V_{OUT2} < 1.8V, I_{PG} = - 300 μ A	

Note 1: The Minimum V_{IN} has to meet two conditions: $V_{IN} \ge 2.7V$ and $V_{IN} \ge V_{RX} + V_{DROPOUT}$, $V_{RX} = V_{R1}$ or V_{R2} .

2: V_{RX} is the regulator output voltage setting.

3: $TCV_{OUT2} = ((V_{OUT2max} - V_{OUT2min}) * 10^6)/(V_{OUT2} * D_T).$

4: Regulation is measured at a constant junction temperature using low duty-cycle pulse testing. Load regulation is tested over a load range from 0.1 mA to the maximum specified output current.

5: Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below its nominal value measured at a 1V differential.

6: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air. (i.e. T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device to initiate thermal shutdown.

7: The integrated MOSFET switches have an integral diode from the L_X pin to V_{IN}, and from L_X to P_{GND}. In cases where these diodes are forward-biased, the package power dissipation limits must be adhered to. Thermal protection is not able to limit the junction temperature for these cases.

8: V_{IN1} and V_{IN2} are supplied by the same input source.

TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, all limits are specified for: V _{IN} = +2.7V to +5.5V									
Parameters	Sym	Min	Тур	Мах	Units	Conditions			
Temperature Ranges	Temperature Ranges								
Operating Junction Temperature Range	ТJ	-40	_	+125	°C	Steady state			
Storage Temperature Range	T _A	-65	_	+150	°C				
Maximum Junction Temperature	Τ _J		_	+150	°C	Transient			
Thermal Package Resistances	Thermal Package Resistances								
Thermal Resistance, 10L-DFN	θ_{JA}	_	41	—	°C/W	Typical 4-layer Board with Internal Ground Plane and 2 Vias in Thermal Pad			
Thermal Resistance, 10L-MSOP	θ_{JA}	—	113	—	°C/W	Typical 4-layer Board with Internal Ground Plane			

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



FIGURE 2-1: I_Q Switcher and LDO Current vs. Ambient Temperature (TC1303A,B).



FIGURE 2-2: I_Q Switcher and LDO Current vs. Ambient Temperature (TC1303C, TC1304).



FIGURE 2-3: I_Q Switcher Current vs. Ambient Temperature.



FIGURE 2-4: I_Q LDO Current vs. Ambient Temperature.



FIGURE 2-5: V_{OUT1} Output Efficiency vs. Input Voltage ($V_{OUT1} = 1.2V$).





^{© 2008} Microchip Technology Inc.



FIGURE 2-7: V_{OUT1} Output Efficiency vs. Input Voltage ($V_{OUT1} = 1.8V$).



FIGURE 2-8: V_{OUT1} Output Efficiency vs. I_{OUT1} ($V_{OUT1} = 1.8V$).



FIGURE 2-9: V_{OUT1} Output Efficiency vs. Input Voltage ($V_{OUT1} = 3.3V$).



FIGURE 2-10: V_{OUT1} Output Efficiency vs. I_{OUT1} ($V_{OUT1} = 3.3V$).







FIGURE 2-12: V_{OUT1} vs. I_{OUT1} ($V_{OUT1} = 1.8V$).

Note: Unless otherwise indicated, $V_{IN1} = V_{IN2} = \overline{SHDN1,2} = 3.6V$, $C_{OUT1} = C_{IN} = 4.7 \ \mu\text{F}$, $C_{OUT2} = 1 \ \mu\text{F}$, $L = 4.7 \ \mu\text{H}$, V_{OUT1} (ADJ) = 1.8V, $T_A = +25^{\circ}\text{C}$. **Boldface** specifications apply over the T_A range of -40°C to +85°C. $T_A = +25^{\circ}\text{C}$. Adjustable- or fixed-output voltage options can be used to generate the Typical Performance Characteristics.







*FIGURE 2-14: V*_{OUT1} Switching Frequency vs. Input Voltage.



FIGURE 2-15: V_{OUT1} Switching Frequency vs. Ambient Temperature.



FIGURE 2-16: V_{OUT1} Adjustable Feedback Voltage vs. Ambient Temperature.



FIGURE 2-17: V_{OUT1} Switch Resistance vs. Input Voltage.



FIGURE 2-18: V_{OUT1} Switch Resistance vs. Ambient Temperature.



FIGURE 2-19: V_{OUT1} Dropout Voltage vs. Ambient Temperature.



FIGURE 2-20: V_{OUT1} and V_{OUT2} Heavy Load Switching Waveforms vs. Time.



FIGURE 2-21: V_{OUT1} and V_{OUT2} Light Load Switching Waveforms vs. Time.



FIGURE 2-22: V_{OUT2} Output Voltage vs. Input Voltage ($V_{OUT2} = 1.5V$).



FIGURE 2-23: V_{OUT2} Output Voltage vs. Input Voltage ($V_{OUT2} = 1.8V$).



FIGURE 2-24: V_{OUT2} Output Voltage vs. Input Voltage ($V_{OUT2} = 2.5V$).



FIGURE 2-25: V_{OUT2} Output Voltage vs. Input Voltage ($V_{OUT2} = 3.3V$).



FIGURE 2-26: V_{OUT2} Dropout Voltage vs. Ambient Temperature ($V_{OUT2} = 2.5V$).



FIGURE 2-27: V_{OUT2} Dropout Voltage vs. Ambient Temperature ($V_{OUT2} = 3.3V$).



FIGURE 2-28: V_{OUT2} Line Regulation vs. Ambient Temperature.







FIGURE 2-30: PG Active Delay Time-out vs. Ambient Temperature.



FIGURE 2-31: PG Threshold Voltage vs. Ambient Temperature.



FIGURE 2-32: PG Output Voltage Level Low vs. Ambient Temperature.



FIGURE 2-33: PG Output Voltage Level High vs. Ambient Temperature.



FIGURE 2-34: V_{OUT2} Power Supply Ripple Rejection vs. Frequency.



FIGURE 2-35: V_{OUT2} Noise vs. Frequency.



FIGURE 2-36: V_{OUT1} Load Step Response vs. Time.











FIGURE 2-39: V_{OUT1} and V_{OUT2} Start-up Waveforms.



FIGURE 2-40: V_{OUT1} and V_{OUT2} Shutdown Waveforms.



FIGURE 2-41: Power-Good Output Timing.



FIGURE 2-42: Start-up Waveforms (TC1304).



FIGURE 2-43: Shutdown Waveforms (TC1304).

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

	Symbol			
Pin No.	TC1303	TC1304	Description	
	MSOP, DFN	MSOP, DFN		
1	SHDN2	_	Active Low Shutdown Input for LDO Output Pin	
1	—	SHDN	Active Low Shutdown Input both Buck Regulator Output and LDO Output. Initiates sequencing up and down	
2	V _{IN2}	V _{IN2}	Analog Input Supply Voltage Pin	
3	V _{OUT2}	V _{OUT2}	LDO Output Voltage Pin	
4	PG	PG	Power-Good Output Pin	
5	A _{GND}	A _{GND}	Analog Ground Pin	
6	V _{FB} /V _{OUT1}	V _{FB} /V _{OUT1}	Buck Feedback Voltage (Adjustable Version) / Buck Output Voltage (Fixed Version) Pin	
7	SHDN1	_	Active Low Shutdown Input for Buck Regulator Output Pin	
7	_	A _{GND}	Analog Ground Pin	
8	V _{IN1}	V _{IN1}	Buck Regulator Input Voltage Pin	
9	L _X	L _X	Buck Inductor Output Pin	
10	P _{GND}	P _{GND}	Power Ground Pin	
11	EP	EP	Exposed Pad - For the DFN package, the center exposed pad is a thermal path to remove heat from the device. Electrically this pad is at ground potential and should be connected to A_{GND} .	

3.1 TC1303 LDO Shutdown Input Pin (SHDN2)

3.2 TC1304 Shutdown Input Pin (SHDN)

 $\label{eq:shdnn} \hline $ SHDN $ is a logic-level input used to initiate the sequencing of the LDO output, then the buck regulator output. A logic-high (> 45% of V_{IN}), will enable the regulator outputs. A logic-low (< 15% of V_{IN}) will ensure that the outputs are turned off.$

3.3 LDO Input Voltage Pin (VIN2)

 V_{IN2} is a LDO power input supply pin. Connect variable input voltage source to V_{IN2} . Connect V_{IN1} and V_{IN2} together with board traces as short as possible. V_{IN2} provides the input voltage for the LDO. An additional capacitor can be added to lower the LDO regulator input ripple voltage.

3.4 LDO Output Voltage Pin (V_{OUT2})

 V_{OUT2} is a regulated LDO output voltage pin. Connect a 1 μF or larger capacitor to V_{OUT2} and A_{GND} for proper operation.

3.5 Power-Good Output Pin (PG)

PG is an output level indicating that V_{OUT2} (LDO) is within 94% of regulation. The PG output is configured as a push-pull for the TC1303B and open-drain output for the TC1303A, TC1303C and TC1304.

3.6 Analog Ground Pin (A_{GND})

 A_{GND} is the analog ground connection. Tie A_{GND} to the analog portion of the ground plane (A_{GND}). See the physical layout information in **Section 5.0 "Application Circuits/Issues"** for grounding recommendations.

3.7 Buck Regulator Output Sense Pin (V_{FB}/V_{OUT1})

For V_{OUT1} adjustable-output voltage options, connect the center of the output voltage divider to the V_{FB} pin. For fixed-output voltage options, connect the output of the buck regulator to this pin (V_{OUT1}).

3.8 Buck <u>Regul</u>ator Shutdown Input Pin (SHDN1)

 $\label{eq:SHDN1} \hline SHDN1 \mbox{ is a logic-level input used to turn the buck regulator on and off. A logic-high (> 45% of V_{IN}), will enable the regulator output. A logic-low (< 15% of V_{IN}) will ensure that the output is turned off.$

3.9 Buck Regulator Input Voltage Pin (V_{IN1})

 $V_{\rm IN1}$ is the buck regulator power input supply pin. Connect a variable input voltage source to $V_{\rm IN1}.$ Connect $V_{\rm IN1}$ and $V_{\rm IN2}$ together with board traces as short as possible.

3.10 Buck Inductor Output Pin (L_X)

Connect L_X directly to the buck inductor. This pin carries large signal-level current; all connections should be made as short as possible.

3.11 Power Ground Pin (P_{GND})

Connect all large-signal level ground returns to P_{GND} . These large-signal, level ground traces should have a small loop area and length to prevent coupling of switching noise to sensitive traces. Please see the physical layout information supplied in **Section 5.0 "Application Circuits/Issues"** for grounding recommendations.

3.12 Exposed Pad (EP)

For the DFN package, connect the EP to ${\rm A}_{\rm GND},$ with vias into the ${\rm A}_{\rm GND}$ plane.

4.0 DETAILED DESCRIPTION

4.1 Device Overview

The TC1303/TC1304 combines 500 mA а synchronous buck regulator with a 300 mA LDO and a power-good output. This unique combination provides a small, low-cost solution for applications that require two or more voltage rails. The buck regulator can deliver high-output current over a wide range of inputto-output voltage ratios while maintaining high efficiency. This is typically used for the lower-voltage, high-current processor core. The LDO is a minimal parts-count solution (single-output capacitor), providing a regulated voltage for an auxiliary rail. The typical LDO dropout voltage (137 mV @ 200 mA) allows the use of very low input-to-output LDO differential voltages, minimizing the power loss internal to the LDO pass transistor. A power-good output is provided, indicating that the buck regulator output, the LDO output or both outputs are in regulation. Additional features include independent shutdown inputs (TC1303), UVLO, output voltage sequencing (TC1304), overcurrent and overtemperature shutdown.

4.2 Synchronous Buck Regulator

The synchronous buck regulator is capable of supplying a 500 mA continuous output current over a wide range of input and output voltages. The output voltage range is from 0.8V (minimum) to 4.5V (maximum). The regulator operates in three different modes, automatically selecting the most efficient mode of operation. During heavy load conditions, the TC1303/TC1304 buck converter operates at a high, fixed frequency (2.0 MHz) using current mode control. This minimizes output ripple and noise (less than 8 mV peak-to-peak ripple) while maintaining high efficiency (typically > 90%). For standby or light load applications, the buck regulator will automatically switch to a powersaving Pulse Frequency Modulation (PFM) mode. This minimizes the quiescent current draw on the battery, while keeping the buck output voltage in regulation. The typical buck PFM mode current is 38 µA. The buck regulator is capable of operating at 100% duty cycle, minimizing the voltage drop from input-to-output for wide input, battery-powered applications. For fixedoutput voltage applications, the feedback divider and control loop compensation components are integrated, eliminating the need for external components. The buck regulator output is protected against overcurrent, short circuit and overtemperature. While shut down, the synchronous buck N-channel and P-channel switches are off, so the L_X pin is in a high-impedance state (this allows for connecting a source on the output of the buck regulator as long as its voltage does not exceed the input voltage).

4.2.1 FIXED-FREQUENCY PWM MODE

While operating in Pulse Width Modulation (PWM) mode, the TC1303/TC1304 buck regulator switches at a fixed, 2.0 MHz frequency. The PWM mode is suited for higher load current operation, maintaining low output noise and high conversion efficiency. PFM-to-PWM mode transition is initiated for any of the following conditions:

- Continuous inductor current is sensed
- Inductor peak current exceeds 100 mA
- The buck regulator output voltage has dropped out of regulation (step load has occurred)

The typical PFM-to-PWM threshold is 80 mA.

4.2.2 PFM MODE

PFM mode is entered when the output load on the buck regulator is very light. Once detected, the converter enters the PFM mode automatically and begins to skip pulses to minimize unnecessary quiescent current draw by reducing the number of switching cycles per second. The typical quiescent current for the switching regulator is less than 35 μ A. The transition from PWM to PFM mode occurs when discontinuous inductor current is sensed or the peak inductor current is less than 60 mA (typical). The typical PWM to PFM mode threshold is 30 mA. For low input-to-output differential voltages, the PWM-to-PFM mode threshold can be low due to the lack of ripple current. It is recommended that V_{IN1} be one volt greater than V_{OUT1} for PWM-to-PFM transitions.

4.3 Low Drop Out Regulator (LDO)

The LDO output is a 300 mA low-dropout linear regulator that provides a regulated output voltage with a single 1 μ F external capacitor. The output voltage is available in fixed options only, ranging from 1.5V to 3.3V. The LDO is stable using ceramic output capacitors that inherently provide lower output noise and reduce the size and cost of the regulator solution. The quiescent current consumed by the LDO output is typically less than 40 μ A, with a typical dropout voltage of 137 mV at 200 mA. While operating in Dropout mode, the LDO quiescent current will increase, minimizing the necessary voltage differential needed for the LDO output to maintain regulation. The LDO output is protected against overcurrent and overtemperature conditions.

4.4 Power-Good

A Power-Good (PG) output signal is generated based off of the buck regulator output voltage (V_{OUT1}), the LDO output voltage (V_{OUT2}) or the combination of both outputs. A fixed delay time of approximately 262 ms is generated once the monitored output voltage is above the power-good threshold (typically 94% of V_{OUTX}). As the monitored output voltage falls out of regulation, the falling PG threshold is typically 92% of the output voltage, indicating that power is good and pulled low, indicating that the output is out of regulation. The typical quiescent current draw for power-good circuitry is less than 10 μ A.

If the monitored output voltage falls below the powergood threshold, the power-good output will transition to the Low state. The power-good circuitry has a 165 µs delay when detecting a falling output voltage. This helps to increase the noise immunity of the power-good output, avoiding false triggering of the PG signal during line and load transients.



FIGURE 4-1: Power-Good Timing.

4.5 Power Good Output Options

There are three monitoring options for the TC1303 family.

For the TC1303A, only the buck regulator output voltage (V_{OUT1}) is monitored. The PG output signal depends only on V_{OUT1} .

For the TC1303B, only the LDO output voltage (V_{OUT2}) is monitored. The PG output signal depends only on V_{OUT2}.

For the TC1303C and TC1304, both the buck regulator output voltage and LDO output voltage are monitored. If either one of the outputs fall out of regulation, the PG will be low. Only if both V_{OUT1} and V_{OUT2} are within the PG voltage threshold limits will the PG output be high.

For the TC1303A,C and TC1304, the PG output pin is open drain and can be pulled up to any level within the given absolute maximum ratings (A_{GND} - 0.3V) to (V_{IN} + 0.3V).

ГABLE 4-1:	PG AVAILABLE OPTIONS

Part Number	PG Output Buck (V _{OUT1})	PG Output LDO (V _{OUT2})	PG Output Type
TC1303A	Yes	No	Open-Drain
TC1303B	No	Yes	Push-Pull (V _{OUT2})
TC1303C	Yes	Yes	Open-Drain
TC1304	Yes	Yes	Open-Drain

4.6 TC1304 Sequencing

The TC1304 device features an integrated sequencing option. A sequencing circuit using only the SHDN input, (Pin1), will turn on the LDO output (V_{OUT2}) and delay

the turn on of the Buck Regulator output (V_{OUT1}) until the LDO output is in regulation. During power-down, the sequencing circuit will turn off the Buck Regulator output prior to turning off LDO output.



FIGURE 4-2: TC1304 Sequencing Circuit.



FIGURE 4-3: TC1304 Power-up Timing from SHDN.

4.7 Soft Start

Both outputs of the TC1303/TC1304 are controlled during start-up. Less than 1% of V_{OUT1} or V_{OUT2} overshoot is observed during start-<u>up from</u> V_{IN} rising above the UVLO voltage or either SHDN1 or SHDN2 being enabled.

4.8 Overtemperature Protection

The TC1303/TC1304 has an integrated overtemperature protection circuit that monitors the device junction temperature and shuts the device off if the junction temperature exceeds the typical 165°C threshold. If the overtemperature threshold is reached, the soft start is reset so that, once the junction temperature cools to approximately 155°C, the device will automatically restart.

NOTES:

5.0 APPLICATION CIRCUITS/ ISSUES

5.1 Typical Applications

The TC1303/TC1304 500 mA buck regulator + 300 mA LDO with power-good operates over a wide input voltage range (2.7V to 5.5V) and is ideal for single-cell Lilon battery-powered applications, USB-powered applications, three-cell NiMH or NiCd applications and 3V to 5V regulated input applications. The 10-pin MSOP and 3x3 DFN packages provide a small footprint with minimal external components.

5.2 Fixed Output Application

A typical V_{OUT1} fixed-output voltage application is shown in **"Typical Application Circuits"**. A 4.7 μ F V_{IN1} ceramic input capacitor, 4.7 μ F V_{OUT1} ceramic capacitor, 1.0 μ F ceramic V_{OUT2} capacitor and 4.7 μ H inductor make up the entire external component solution for this dual-output application. No external dividers or compensation components are necessary. For this application, the input voltage range is 2.7V to 4.2V, V_{OUT1} = 1.5V at 500 mA, while V_{OUT2} = 2.5V at 300 mA.

5.3 Adjustable Output Application

A typical V_{OUT1} adjustable output application is also shown in "**Typical Application Circuits**". For this application, the buck regulator output voltage is adjustable by using two external resistors as a voltage divider. For adjustable-output voltages, it is recommended that the top resistor divider value be 200 k Ω . The bottom resistor divider can be calculated using the following formula:

EQUATION 5-1:

$$R_{BOT} = R_{TOP} \times \left(\frac{V_{FB}}{V_{OUTI} - V_{FB}}\right)$$

Example:

 $\begin{array}{rcl} {\sf R}_{TOP} &=& 200 \; {\sf k}\Omega \\ {\sf V}_{OUT1} &=& 2.1 {\sf V} \\ {\sf V}_{FB} &=& 0.8 {\sf V} \\ {\sf R}_{BOT} &=& 200 \; {\sf k}\Omega \; {\sf x} \; (0.8 {\sf V}/(2.1 {\sf V}-0.8 {\sf V})) \\ {\sf R}_{BOT} &=& 123 \; {\sf k}\Omega \; ({\sf Standard Value} = 121 \; {\sf k}\Omega) \end{array}$

For adjustable-output applications, an additional R-C compensation is necessary for the buck regulator control loop stability. Recommended values are:

 $\begin{array}{rcl} \mathsf{R}_{\mathsf{COMP}} & = & 4.99 \ \mathsf{k}\Omega \\ \mathsf{C}_{\mathsf{COMP}} & = & 33 \ \mathsf{pF} \end{array}$

An additional V_{IN2} capacitor can be added to reduce high-frequency noise on the LDO input voltage pin (V_{IN2}). This additional capacitor (1 μ F on page 5) is not necessary for typical applications.

5.4 Input and Output Capacitor Selection

As with all buck-derived dc-dc switching regulators, the input current is pulled from the source in pulses. This places a burden on the TC1303/TC1304 input filter capacitor. In most applications, a minimum of 4.7 μ F is recommended on V_{IN1} (buck regulator input voltage pin). In applications that have high source impedance, or have long leads, (10 inches) connecting to the input source, additional capacitance should be used. The capacitor type can be electrolytic (aluminum, tantalum, POSCAP, OSCON) or ceramic. For most portable electronic applications, ceramic capacitors are preferred due to their small size and low cost.

For applications that require very low noise on the LDO output, an additional capacitor (typically 1 μ F) can be added to the V_{IN2} pin (LDO input voltage pin).

Low ESR electrolytic or ceramic can be used for the buck regulator output capacitor. Again, ceramic is recommended because of its physical attributes and cost. For most applications, a 4.7 μ F is recommended. Refer to Table 5-1 for recommended values. Larger capacitors (up to 22 μ F) can be used. There are some advantages in load step performance when using larger value capacitors. Ceramic materials X7R and X5R have low temperature coefficients and are well within the acceptable ESR range required.

TABLE 5-1: TC1303A, TC1303B, TC1303C, TC1304 RECOMMENDED CAPACITOR VALUES

	C(V _{IN1})	C(V _{IN2})	C _{OUT1}	C _{OUT2}
min	4.7 µF	none	4.7 µF	1 µF
max	none	none	22 µF	10 µF