# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## TC4426A/TC4427A/TC4428A

## **1.5A Dual High-Speed Power MOSFET Drivers**

### Features:

- · High Peak Output Current: 1.5A
- Wide Input Supply Voltage Operating Range:
   4.5V to 18V
- High Capacitive Load Drive Capability: 1000 pF in 25 ns (typical)
- Short Delay Times: 30 ns (typical)
- · Matched Rise, Fall and Delay Times
- Low Supply Current:
  - With Logic '1' Input 1 mA (typical)
- With Logic '0' Input 100 μA (typical)
- Low Output Impedance: 7Ω (typical)
- Latch-Up Protected: Will Withstand 0.5A Reverse Current
- Input Withstands Negative Inputs Up to 5V
- · Electrostatic Discharge (ESD) Protected: 2 kV
- Pin-compatible with TC426/TC427/TC428 and TC4426/TC4427/TC4428
- Space-saving 8-Pin MSOP and 8-Pin 6x5 DFN-S
   Packages

### **Applications:**

- Switch Mode Power Supplies
- Line Drivers
- Pulse Transformer Drive

## **Package Types**

## **General Description:**

The TC4426A/TC4427A/TC4428A are improved versions of the earlier TC4426/TC4427/TC4428 family of MOSFET drivers. In addition to matched rise and fall times, the TC4426A/TC4427A/TC4428A devices have matched leading and falling edge propagation delay times.


These devices are highly latch-up resistant under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the Ground pin. They can accept, without damage or logic upset, up to 500 mA of reverse current (of either polarity) being forced back into their outputs. All terminals are fully protected against Electrostatic Discharge (ESD) up to 2 kV.

The TC4426A/TC4427A/TC4428A MOSFET drivers can easily charge/discharge 1000 pF gate capacitances in under 30 ns. These devices provide low enough impedances in both the On and Off states to ensure the MOSFET's intended state will not be affected, even by large transients.

8-Pin MSOP/ PDIP/SOIC TC4426A NC T • 8 NC IN A 2 7 OUT A GND 3 5 V <sub>DD</sub> IN B 4 5 OUT B	TC4427A NC OUT A V <sub>DD</sub> OUT B	TC4428A NC OUT A V <sub>DD</sub> OUT B	8-Pin 6x5 DFN-S* TC4426A NC 1 0 NC IN A 2 EP 7 GND 3 9 6 IN B 4 5 VDD VDD OUT B * Includes Exposed Thermal P	TC4427A NC OUT A V <sub>DD</sub> OUT B ad (EP); see T	TC4428A NC OUT A V <sub>DD</sub> OUT B able 3-1.
--	--	--	--	--	---

# TC4426A/TC4427A/TC4428A

## Functional Block Diagram



## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings†

Supply Voltage+22V	
Input Voltage, IN A or IN B (V <sub>DD</sub> + 0.3V) to (GND - 5V)	
Package Power Dissipation ( $T_A \le +70^{\circ}C$ )	
DFN-S Note 2	
MSOP	
PDIP	
SOIC	

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input		·				
Logic '1', High Input Voltage	V <sub>IH</sub>	2.4		_	V	
Logic '0', Low Input Voltage	V <sub>IL</sub>	—		0.8	V	
Input Current	I <sub>IN</sub>	-1.0		+1.0	μΑ	$0V \le V_{IN} \le V_{DD}$
		-10		+10		
Output						
High Output Voltage	V <sub>OH</sub>	$V_{DD} - 0.025$			V	DC Test
Low Output Voltage	V <sub>OL</sub>	—	_	0.025	V	DC Test
Output Resistance	R <sub>O</sub>	—	7	9	Ω	$I_{OUT} = 10 \text{ mA}, V_{DD} = 18 \text{V}, T_{A} = +25 \text{°C}$
		—	7	10		$0^{\circ}C \leq T_{A} \leq +70^{\circ}C$
		—	8	11		$-40^\circ C \le T_A \le +85^\circ C$
		—	8	12		$-40^{\circ}C \leq T_A \leq +125^{\circ}C$
Peak Output Current	I <sub>PK</sub>	—	1.5	—	Α	V <sub>DD</sub> = 18V
Latch-Up Protection Withstand Reverse Current	I <sub>REV</sub>	—	> 0.5	—	A	Duty cycle ≤ 2%, t ≤ 300 μs V <sub>DD</sub> = 18V
Switching Time (Note 1)					•	
Rise Time	t <sub>R</sub>	—	25	35	ns	$T_A = +25^{\circ}C$
		—	27	40		$0^{\circ}C \le T_A \le +70^{\circ}C$
		—	29	40		$-40^{\circ}C \le T_A \le +85^{\circ}C$
		—	30	40		$-40^{\circ}C \le T_A \le +125^{\circ}C$ , Figure 4-1
Fall Time	t <sub>F</sub>	—	25	35	ns	$T_A = +25^{\circ}C$
			27	40		$0^{\circ}C \le T_A \le +70^{\circ}C$
		—	29	40		$-40^{\circ}C \le T_A \le +85^{\circ}C$
			30	40		$-40^{\circ}C \le T_A \le +125^{\circ}C$ , Figure 4-1
Delay Time	t <sub>D1</sub>	_	30	35	ns	$T_A = +25^{\circ}C$
		—	33	40	]	$0^{\circ}C \le T_A \le +70^{\circ}C$
		_	35	45		$-40^{\circ}C \leq T_A \leq +85^{\circ}C$
			38	50	]	$-40^{\circ}C \le T_A \le +125^{\circ}C$ , Figure 4-1

**Note 1:** Switching times ensured by design.

2: Package power dissipation is dependent on the copper pad area on the PCB.

## **DC CHARACTERISTICS (CONTINUED)**

<b>Electrical Specifications:</b> Unless otherwise noted, over operating temperature range with 4.5V $\leq$ V <sub>DD</sub> $\leq$ 18V.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Delay Time	t <sub>D2</sub>	_	30	35	ns	$T_A = +25^{\circ}C$			
		_	33	40		$0^{\circ}C \le T_A \le +70^{\circ}C$			
		_	35	45		$-40^\circ C \le T_A \le +85^\circ C$			
		-	38	50		-40°C $\leq$ T <sub>A</sub> $\leq$ +125°C, Figure 4-1			
Power Supply	Power Supply								
Power Supply Current	۱ <sub>S</sub>	_	1.0	2.0	mA	V <sub>IN</sub> = 3V (Both inputs)			
			0.1	0.2		$V_{IN} = 0V$ (Both inputs), $V_{DD} = 18V$			

Note 1: Switching times ensured by design.


**2:** Package power dissipation is dependent on the copper pad area on the PCB.

## **TEMPERATURE CHARACTERISTICS**


<b>Electrical Specifications:</b> Unless otherwise noted, all parameters apply with 4.5V $\leq V_{DD} \leq 18V$ .								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Specified Temperature Range (C)	T <sub>A</sub>	0	—	+70	°C			
Specified Temperature Range (E)	T <sub>A</sub>	-40	—	+85	°C			
Specified Temperature Range (V)	T <sub>A</sub>	-40	—	+125	°C			
Maximum Junction Temperature	ТJ	—	—	+150	°C			
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C			
Package Thermal Resistances								
Thermal Resistance, 8L-6x5 DFN-S	$\theta_{JA}$	—	35.7	—	°C/W			
Thermal Resistance, 8L-MSOP	θ <sub>JA</sub>	—	211	—	°C/W			
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	89.3	—	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	149.5	_	°C/W			

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



Note: Unless otherwise indicated, over operating temperature range with  $4.5V \le V_{DD} \le 18V$ .







FIGURE 2-2: Delay Time vs. Input Amplitude.



Temperature.




FIGURE 2-4: Fall Time vs. Supply Voltage.





FIGURE 2-5: Propagation Delay Time vs. Supply Voltage.



## TC4426A/TC4427A/TC4428A

Note: Unless otherwise indicated, over operating temperature range with  $4.5V \leq V_{DD} \leq 18V.$ 




FIGURE 2-7: High-State Output Resistance.




FIGURE 2-8: Frequency.

Supply Current vs.




FIGURE 2-9: Frequency.




FIGURE 2-10: Low-State Output Resistance.




FIGURE 2-11: Supply Current vs. Capacitive Load.





FIGURE 2-12: Supply Current vs. Capacitive Load.

Note: Unless otherwise indicated, over operating temperature range with  $4.5V \leq V_{DD} \leq 18V.$ 










FIGURE 2-14: Quiescent Supply Current vs. Voltage.



*FIGURE 2-15:* Supply Current vs. Capacitive Load.



**FIGURE 2-16:** Quiescent Supply Current vs. Temperature.

## 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 5-1. FIN FONCTION TABLE (NOTE 1)							
PDIP, MSOP, SOIC	6x5 DFN-S	Symbol	Description				
1	1	NC	No connection				
2	2	IN A	Input A				
3	3	GND	Ground				
4	4	IN B	Input B				
5	5	OUT B	Output B				
6	6	V <sub>DD</sub>	Supply input				
7	7	OUT A	Output A				
8	8	NC	No connection				
	9	EP	Exposed Metal Pad				

### TABLE 3-1: PIN FUNCTION TABLE (Note 1)

Note 1: Duplicate pins must be connected for proper operation.

## 3.1 Inputs A and B (IN A, IN B)

MOSFET driver inputs A and B are high-impedance, TTL/CMOS compatible inputs. These inputs also have 300 mV of hysteresis between the high and low thresholds that prevents output glitching, even when the rise and fall time of the input signal is very slow.

## 3.2 Ground (GND)

The Ground pin is the return path for both the bias current and the high-peak current that discharges the external load capacitance. The Ground pin should be tied into a ground plane or have a very short trace to the bias supply source return.

## 3.3 Output A and B (OUT A, OUT B)

MOSFET driver outputs A and B are low-impedance, CMOS push-pull style outputs. The pull-down and pull-up devices are of equal strength, making the rise and fall times equivalent.


## 3.4 Supply Input (V<sub>DD</sub>)


The V<sub>DD</sub> input is the bias supply for the MOSFET driver and is rated for 4.5V to 18V, with respect to the ground pin. The V<sub>DD</sub> input should be bypassed with local ceramic capacitors. The value of these capacitors should be chosen based on the capacitive load that is being driven.

## 3.5 Exposed Metal Pad (EP)

The exposed metal pad of the 6x5 DFN-S package is not internally connected to any potential. Therefore, this pad can be connected to a ground plane or other copper plane on a printed circuit board, to aid in heat removal from the package.

#### 4.0 **APPLICATIONS INFORMATION**






#### 5.0 PACKAGING INFORMATION


#### 5.1 **Package Marking Information**

8-Lead DFN-S (6x5x0.9 mm)



### 8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		5	
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.80	0.85	1.00
Standoff	A1	0.00	0.01	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	5.00 BSC		
Overall Width	E		6.00 BSC	
Exposed Pad Length	D2	3.90	4.00	4.10
Exposed Pad Width	E2	2.20	2.30	2.40
Contact Width	b	0.35 0.40 0.48		
Contact Length	L	0.50 0.60 0.75		
Contact-to-Exposed Pad	K	0.20	_	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122B

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

NOTE: THIS PACKAGE MAY ALSO BE USED WITH THE 8L SOIC (3.90 mm) LAND PATTERN

	Units			S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		1.27 BSC	
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			4.10
Contact Pad Spacing	С	5.60		
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.10

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2122A

## 8-Lead Plastic Micro Small Outline Package (UA) [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

## 8-Lead Plastic Micro Small Outline Package (UA) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	MILLIMETERS					
Dimension	Dimension Limits			MAX		
Number of Pins	N		8			
Pitch	е		0.65 BSC			
Overall Height	A	-	-	1.10		
Molded Package Thickness	A2	0.75	0.85	0.95		
Standoff	A1	0.00	-	0.15		
Overall Width	E		4.90 BSC			
Molded Package Width	E1		3.00 BSC			
Overall Length	D		3.00 BSC			
Foot Length	L	0.40	0.60	0.80		
Footprint	L1		0.95 REF			
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.08	-	0.23		
Lead Width	b	0.22	-	0.40		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or


protrusions shall not exceed 0.15mm per side.

Dimensioning and tolerancing per ASME Y14.5M.
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

### 8-Lead Plastic Micro Small Outline Package (UA) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units	Ν	S	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2111A


## 8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging










END VIEW


Microchip Technology Drawing No. C04-018D Sheet 1 of 2

## 8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### ALTERNATE LEAD DESIGN (VENDOR DEPENDENT)



	INCHES			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

## 8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

## 8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	MIN	NOM	MAX	
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17 - 0.2		
Lead Width	b	0.31 - 0		0.51
Mold Draft Angle Top	α	5° - 15		
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

## 8-Lead Plastic Small Outline (OA) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Ш	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

## APPENDIX A: REVISION HISTORY

## **Revision J (July 2014)**

The following is the list of modifications:

1. Updated Figure 4-1.

## **Revision H (September 2013)**

The following is the list of modifications:

- 1. Changed ESD protection value to 2 kV on the Features page.
- Updated the package specification drawings in Section 5.0 "Packaging Information", to show all views available.
- 3. Minor typographical corrections.

## TC4426A/TC4427A/TC4428A

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. X	XX	XXX	X	Examples:	
	rature Package ge	 Tape & Reel	PB Free	a) TC4426ACOA:	1.5A Dual Inverting MOSFET driver, 0°C to +70°C, 8LD SOIC package.
Device:	TC4426A: 1.5A Dual MOSFET Driver, Inverting TC4427A: 1.5A Dual MOSFET Driver, Non-Inverting		b) TC4426AEOA:	1.5A Dual Inverting MOSFET driver, -40°C to +85°C,	
		Dual MOSFET Driver, Complementary		c) TC4426AEMF:	8LD SOIC package. 1.5A Dual Inverting MOSFET driver,
Temperature Range:	$\begin{array}{rcl} C & = & 0^{\circ}C \ to +70^{\circ}C \\ E & = & -40^{\circ}C \ to +85^{\circ} \\ V & = & -40^{\circ}C \ to +125 \end{array}$		nly)	a) TC4427ACPA:	-40°C to +85°C, 8LD DFN-S package. 1.5A Dual Non-Inverting MOSFET driver, 0°C to +70°C,
Package:	MF = Dual, Flat, No-Lead (6X5 mm Body), 8-lead MF713 = Dual, Flat, No-Lead (6X5 mm Body), 8-lead (Tape and Reel) OA = Plastic SOIC, (150 mil Body), 8-lead		b) TC4427AEPA:	8LD PDIP package. 1.5A Dual Non-Inverting MOSFET driver, -40°C to +85°C,	
	OA713 = Plastic SO (Tape and PA = Plastic DIF UA = Plastic Mic	<ul> <li>a Plastic SOIC, (150 mil Body), 8-lead</li> <li>a Plastic SOIC, (150 mil Body), 8-lead</li> <li>(Tape and Reel)</li> <li>a Plastic DIP (300 mil Body), 8-lead</li> <li>a Plastic Micro Small Outline (MSOP), 8-lead</li> <li>b Plastic Micro Small Outline (MSOP), 8-lead</li> </ul>	c) TC4427AVMF713:	MOSFET driver, -40°C to +125°C, 8LD DFN-S package,	
	(Tape and Reel)		a) TC4428AEPA:	Tape and Reel. 1.5A Dual Complementary MOSFET driver, -40°C to +85°C,	
				b) TC4428ACOA713:	MOSFET driver, 0°C to +70°C
				c) TC4428AVMF:	8LD SOIC package, Tape and Reel. 1.5A Dual Complementary MOSFET driver, -40°C to +125°C, 8LD DFN-S package.

## TC4426A/TC4427A/TC4428A

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2002-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-361-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.