mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Precision Analog Front Ends with Dual Slope ADC

Features:

- Precision (up to 17 bits) A/D Converter "Front End"
- 3-Pin Control Interface to Microprocessor
- Flexible: User Can Trade-off Conversion Speed for Resolution
- Single-Supply Operation (TC510/TC514)
- 4 Input, Differential Analog MUX (TC514)
- Automatic Input Voltage Polarity Detection
- Low Power Dissipation:
- (TC500/TC500A): 10 mW
- (TC510/TC514): 18 mW
- Wide Analog Input Range:
 - ±4.2V (TC500A/TC510)
- Directly Accepts Bipolar and Differential Input Signals

Applications:

- Precision Analog Signal Processor
- · Precision Sensor Interface
- High Accuracy DC Measurements

General Description:

TheTC500/A/510/514 family are precision analog front ends that implement dual slope A/D converters having a maximum resolution of 17 bits plus sign. As a minimum, each device contains the integrator, zero crossing comparator and processor interface logic. The TC500 is the base (16-bit max) device and requires both positive and negative power supplies. The TC500A is identical to the TC500 with the exception that it has improved linearity, allowing it to operate to a maximum resolution of 17 bits. The TC510 adds an onboard negative power supply converter for singlesupply operation. The TC514 adds both a negative power supply converter and a 4-input differential analog multiplexer.

Each device has the same processor control interface consisting of 3 wires: control inputs (A and B) and zerocrossing comparator output (CMPTR). The processor manipulates A, B to sequence the TC5XX through four phases of conversion: auto-zero, integrate, deintegrate and integrator zero. During the auto-zero phase, offset voltages in the TC5XX are corrected by a closed loop feedback mechanism. The input voltage is applied to the integrator during the integrate phase. This causes an integrator output dv/dt directly proportional to the magnitude of the input voltage. The higher the input voltage, the greater the magnitude of the voltage stored on the integrator during this phase. At the start of the de-integrate phase, an external voltage reference is applied to the integrator and, at the same time, the external host processor starts its onboard timer. The processor maintains this state until a transition occurs on the CMPTR output, at which time the processor halts its timer. The resulting timer count is the converted analog data. Integrator zero (the final phase of conversion) removes any residue remaining in the integrator in preparation for the next conversion.

The TC500/A/510/514 offer high resolution (up to 17 bits), superior 50/60 Hz noise rejection, low-power operation, minimum I/O connections, low input bias currents and lower cost compared to other converter technologies having similar conversion speeds.

Package Types



Typical Application



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

TC510/TC514 Positive Supply Voltage
(V _{DD} to GND)+10.5V
TC500/TC500A Supply Voltage
(V _{DD} to V _{SS})+18V
TC500/TC500A Positive Supply Voltage
(V _{DD} to GND)+12V
TC500/TC500A Negative Supply Voltage
(V _{SS} to GND)8V
Analog Input Voltage (V _{IN} + or V _{IN} -)V _{DD} to V _{SS}
Logic Input VoltageV _{DD} +0.3V to GND - 0.3V
Voltage on OSC:
0.3V to (V _{DD} +0.3V) for V _{DD} < 5.5V
Ambient Operating Temperature Range:
0°C to +70°C
Storage Temperature Range:65°C to +150°C

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

DC	CHAR	ACTER	ISTICS
	•••••		

Electrical Specifications: Unless otherwise specified, TC510/TC514: V _{DD} = +5V, TC500/TC500A: V _{SS} = ±5V.	
$C_{AZ} = C_{REF} = 0.47 \ \mu F.$	

Parametera	Sum	T,	_A = +25°	с	T _A = 0°C to 70°C			Unito	Conditions	
Farameters	Sylli	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Conditions	
Analog										
Resolution		60	_	_	_	_	—	μV	Note 1	
Zero-scale Error with	ZSE	—	—	0.005	—	0.005	0.012	% F.S.	TC500/TC510/TC514	
Auto-zero Phase		—	—	0.003	—	0.003	0.009		TC500A	
End Point Linearity	ENL	_	0.005	0.015	_	0.015	0.060	% F.S.	TC500/TC510/TC514	
		—	_	0.010	—	0.010	0.045	% F.S.	Note 1, Note 2, TC500A	
Best-Case Straight Line Linearity	NL		0.003	0.008	—		—	% F.S.	TC500/TC510/TC514, Note 1, Note 2	
			_	0.005	_		_	% F.S.	TC500A	
Zero-scale Temp. Coefficient	ZS _{TC}		Ι		Ι	1	2	μV/°C	Over Operating Temperature Range	
Full-scale Symmetry Error (Rollover Error)	SYE	—	0.01	-		0.03	—	% F.S.	Note 1	
Full-scale Temperature Coefficient	FS _{TC}	_	_	_	_	10	—	ppm/°C	Over Operating Temperature Range; External Reference TC = 0 ppm/°C	
Input Current	I _{IN}		6		_			pА	V _{IN} = 0V	
Common Mode Voltage Range	V _{CMR}	V _{SS} + 1.5	_	V _{DD} – 1.5	V _{SS} + 1.5		V _{DD} – 1.5	V		
Integrator Output Swing		V _{SS} + 0.9	_	V _{DD} – 0.9	V _{SS} + 0.9	_	V _{SS} + 0.9	V		
Analog Input Signal Range		V _{SS} + 1.5		V _{DD} – 1.5	V _{SS} + 1.5	_	V _{SS} + 1.5	V	ACOM = GND = 0V	

Note 1: Integrate time ≥ 66 ms, auto-zero time ≥ 66 ms, V_{INT} (peak) $\approx 4V$.

2: End point linearity at $\pm 1/4$, $\pm 1/2$, $\pm 3/4$ F.S. after full-scale adjustment.

3: Rollover error is related to C_{INT} , C_{REF} , C_{AZ} characteristics.

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, TC510/TC514: V_{DD} = +5V, TC500/TC500A: V_{SS} = ±5V. C_{AZ} = C_{PEE} = 0.47 µF.

$C_{AZ} = C_{REF} = 0.47 \ \mu F.$	$C_{AZ} = C_{REF} = 0.47 \ \mu\text{F}.$								
Devemetere	Curren .	т	A = +25°	C	T _A =	0°C to 7	∕0°C	Unite	
Parameters	Sym	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Conditions
Voltage Reference Range	V _{REF}	V _{SS} +1	—	V _{DD} – 1	V _{SS} +1	-	V _{DD} – 1	V	V _{REF} - V _{REF} +
Digital			1						
Comparator Logic 1, Output High	V _{OH}	4	—	—	4	-	—	V	I _{SOURCE} = 400 μA
Comparator Logic 0, Output Low	V _{OL}		-	0.4	_	_	0.4	V	I _{SINK} = 2.1 mA
Logic 1, Input High Voltage	V _{IH}	3.5	_	—	3.5		—	V	
Logic 0, Input Low Voltage	V _{IL}		_	1			1	V	
Logic Input Current	١L			—	_	0.3		μA	Logic '1' or '0'
Comparator Delay	t _D		2	—	_	3	_	μS	
Multiplexer (TC514 O	nly)								
Maximum Input Voltage		-2.5	—	2.5	-2.5	-	2.5	V	V _{DD} = 5V
Drain/Source ON Resistance	R _{DSON}		6	10		-	—	kΩ	V _{DD} = 5V
Power (TC510/TC514	Only)					-			
Supply Current	۱ _S		1.8	2.4			3.5	mA	V _{DD} = 5V, A = 1, B = 1
Power Dissipation	PD		18	—			—	mW	V _{DD} = 5V
Positive Supply Operating Voltage Range	V _{DD}	4.5	—	5.5	4.5	_	5.5	V	
Operating Source Resistance	R _{OUT}	-	60	85	—	-	100	Ω	I _{OUT} = 10 mA
Oscillator Frequency			100	—	_	—	—	kHz	Note 1
Maximum Current Out	I _{OUT}		—	-10	_	_	-10	mA	V _{DD} = 5V
Power (TC500/TC500	A Only)								
Supply Current	۱ _S		1	1.5			2.5	mA	$V_{S} = \pm 5V, A = B = 1$
Power Dissipation	PD	_	10	—	_		—	mW	V_{DD} = 5V, V_{SS} = -5V
Positive Supply Operating Range	V _{DD}	4.5	_	7.5	4.5	-	7.5	V	
Negative Supply Operating Range	V _{SS}	-4.5	-	-7.5	- 4.5	-	-7.5	V	

Note 1: Integrate time \geq 66 ms, auto-zero time \geq 66 ms, V_{INT} (peak) \approx 4V.

2: End point linearity at $\pm 1/4$, $\pm 1/2$, $\pm 3/4$ F.S. after full-scale adjustment.

3: Rollover error is related to C_{INT} , C_{REF} , C_{AZ} characteristics.

2.0 **TYPICAL PERFORMANCE CURVES**

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



Output Voltage vs. Load

Output Ripple vs. Load





FIGURE 2-2: Current.



Capacitance.



FIGURE 2-4: Output Voltage vs. Output Current.



FIGURE 2-5: **Output Source Resistance** vs. Temperature.



Temperature.

Oscillator Frequency vs.

NOTES:

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TC500, TC500A	TC510	TC514	Symbol	Function
CERDIP, PDIP, SOIC	PDIP, SOIC	PDIP, SOIC		
1	2	2	C _{INT}	Integrator output. Integrator capacitor connection.
2	Not Used	Not Used	V _{SS}	Negative power supply input (TC500/TC500A only).
3	3	3	C _{A7}	Auto-zero input. The auto-zero capacitor connection.
4	4	4	BUF	Buffer output. The Integrator capacitor connection.
5	5	5	ACOM	This pin is grounded in most applications. It is recommended that ACOM and the input common pin (Ve _n - or CH_n -) be within the analog Common Mode Range (CMR).
6	6	6	C _{REF} -	Input. Negative reference capacitor connection.
7	7	7	C _{REF} +	Input. Positive reference capacitor connection.
8	8	8	V _{REF} -	Input. External voltage reference (-) connection.
9	9	9	V _{REF} +	Input. External voltage reference (+) connection.
10	15	Not Used	V _{IN} -	Negative analog input.
11	16	Not Used	V _{IN} +	Positive analog input.
12	18	22	A	Input. Converter phase control MSB. (See input B.)
13	17	21	В	Input. Converter phase control LSB. The states of A, B place the TC5XX in one of four required phases. A conversion is complete when all four phases have been executed: Phase control input pins: AB = 00: Integrator zero 01: Auto-zero 10: Integrate 11: De-integrate
14	19	23	CMPTR OUT	Zero crossing comparator output. CMPTR is high during the integration phase when a <u>positive</u> input voltage is being integrated and is low when a negative input voltage is being integrated. A high-to-low transition on CMPTR signals the processor that the De- integrate phase is completed. CMPTR is undefined during the auto-zero phase. It should be monitored to time the integrator zero phase.
15	23	27	DGND	Input. Digital ground.
16	21	25	V _{DD}	Input. Power supply positive connection.
—	22	26	CAP+	Input. Negative power supply converter capacitor (+) connection.
—	24	28	CAP-	Input. Negative power supply converter capacitor (-) connection.
_	1	1	V _{OUT} -	Output. Negative power supply converter output and reservoir capacitor connection. This output can be used to power other devices in the circuit requiring a negative bias voltage.
-	20	24	OSC	Oscillator control input. The negative power supply converter normally runs at a frequency of 100 kHz. The converter oscillator frequency can be slowed down (to reduce quiescent current) by connecting an external capacitor between this pin and V_{DD} (see Section 2.0 "Typical Performance Curves").
—	_	18	CH1+	Positive analog input pin. MUX channel 1.
—	_	13	CH1-	Negative analog input pin. MUX channel 1.
_	_	17	CH2+	Positive analog input pin. MUX channel 2.
—	_	12	CH2-	Negative analog input pin. MUX channel 2.
_	_	16	CH3+	Positive analog input pin. MUX channel 3.
_	_	11	CH3-	Negative analog input pin. MUX channel 3.
_	_	15	CH4+	Positive analog input pin. MUX channel 4.
_	_	10	CH4-	Negative analog input pin. MUX channel 4
—	_	20	A0	Multiplexer input channel select input LSB (see A1).

TABLE 3-1: PIN FUNCTION TABLE

TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)

TC500, TC500A	TC510	TC514	Symbol	Function
CERDIP, PDIP, SOIC	PDIP, SOIC	PDIP, SOIC		
_		19	A1	Multiplexer input channel select input MSB. Phase control input pins: A1, A0 = 00 = Channel 1 01 = Channel 2 10 = Channel 3 11 = Channel 4

4.0 DETAILED DESCRIPTION

4.1 Dual Slope Conversion Principles

Actual data conversion is accomplished in two phases: input signal integration and reference voltage de-integration.

The integrator output is initialized to 0V prior to the start of integration. During integration, analog switch S₁ connects V_{IN} to the integrator input where it is maintained for a fixed time period (T_{INT}). The application of V_{IN} causes the integrator output to depart 0V at a rate determined by the *magnitude* of V_{IN} and a direction determined by the *polarity* of V_{IN}. The de-integration phase is initiated immediately at the expiration of T_{INT}.

During de-integration, S1 connects a reference voltage (having a polarity opposite that of V_{IN}) to the integrator input. At the same time, an external precision timer is started. The de-integration phase is maintained until the comparator output changes state, indicating the integrator has returned to its starting point of 0V. When this occurs, the precision timer is stopped. The de-integration time period (T_{DEINT}), as measured by the precision timer, is directly proportional to the magnitude of the applied input voltage (see Figure 4-3).

A simple mathematical equation relates the input signal, reference voltage and integration time:

EQUATION 4-1:

$$\frac{1}{R_{INT}C_{INT}}\int_{0}^{T_{INT}}V_{IN}(T)DT = \frac{V_{REF}C_{DEINT}}{R_{INT}C_{INT}}$$

Where:

 V_{REF} = Reference Voltage T_{INT} = Signal Integration time (fixed)

t_{DEINT} = Reference Voltage Integration time (variable)

For a constant V_{IN}:

EQUATION 4-2:

$$V_{IN} = V_{REF} \frac{T_{DEINT}}{T_{INT}}$$

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values as long as they are stable during a measurement cycle.

An inherent benefit is noise immunity. Input noise spikes are integrated (averaged to zero) during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high noise environments. Integrating converters provide inherent noise rejection with at least a 20dB/decade attenuation rate. Interference signals with frequencies at integral multiples of the integration period are, theoretically, completely removed, since the average value of a sine wave of frequency (1/T) averaged over a period (T) is zero.

Integrating converters often establish the integration period to reject 50/60 Hz line frequency interference signals. The ability to reject such signals is shown by a normal mode rejection plot (Figure 4-1). Normal mode rejection is limited in practice to 50 to 65 dB, since the line frequency can deviate by a few tenths of a percent (Figure 4-2).



FIGURE 4-1: Integrating Converter Normal Mode Rejection.





FIGURE 4-3: Basic Dual Slope Converter.

5.0 TC500/A/510/514 CONVERTER OPERATION

The TC500/A/510/514 incorporates an auto-zero and Integrator phase in addition to the input signal Integrate and reference De-integrate phases. The addition of these phases reduce system errors, calibration steps and shorten overrange recovery time. A typical measurement cycle uses all four phases in the following order:

- 1. Auto-zero.
- 2. Input signal integration.
- 3. Reference de-integration.
- 4. Integrator output zero.

Conversion Phase	SWI	SW _R +	SW _R -	SWz	SW _R	SW1	SW _{IZ}
Auto-zero (A = 0, B = 1)	—	—	—	Closed	Closed	Closed	—
Input Signal Integration (A = 1, B = 0)	Closed	_	_	_	_	—	_
Reference Voltage De-integration (A =1, B = 1)	_	* Closed	_	_	_	Closed	_
Integrator Output Zero (A = 0, B = 0)	_		_		Closed	Closed	Closed

TABLE 5-1: INTERNAL ANALOG GATE STATUS

* Assumes a positive polarity input signal. SW⁻_{RI} would be closed for a negative input signal.

5.1 Auto-zero Phase (AZ)

During this phase, errors due to buffer, integrator and comparator offset voltages are nulled out by charging C_{AZ} (auto-zero capacitor) with a compensating error voltage.

The external input signal is disconnected from the internal circuitry by opening the two SW_I switches. The internal input points connect to analog common. The reference capacitor is charged to the reference voltage potential through SW_R. A feedback loop, closed around the integrator and comparator, charges the capacitor (C_{AZ}) with a voltage to compensate for buffer amplifier, integrator and comparator offset voltages.

5.2 Analog Input Signal Integration Phase (INT)

The TC5XX integrates the differential voltage between the V_{IN}+ and V_{IN}- inputs. The differential voltage must be within the device's Common mode range V_{CMR}. The input signal polarity is normally checked via software at the end of this phase: CMPTR = 1 for positive polarity; CMPTR = 0 for negative polarity.

5.3 Reference Voltage De-integration Phase (D_{INT})

The previously charged reference capacitor is connected with the proper polarity to ramp the integrator output back to zero. An externally-provided, precision timer is used to measure the duration of this phase. The resulting time measurement is proportional to the magnitude of the applied input voltage.

5.4 Integrator Output Zero Phase (IZ)

This phase ensures the integrator output is at 0V when the auto-zero phase is entered, and that only system offset voltages are compensated. This phase is used at the end of the reference voltage de-integration phase and MUST be used for ALL TC5XX applications having resolutions of 12-bits or more. If this phase is not used, the value of the auto-zero capacitor (C_{AZ}) must be about 2 to 3 times the value of the integration capacitor (C_{INT}) to reduce the effects of charge sharing. The integrator output zero phase should be programmed to operate until the output of the comparator returns high. The overall timing system is shown in Figure 5-1.

The internal analog switch status for each of these phases is summarized in Table 5-1. This table references the Typical Application.



FIGURE 5-1: Typical Dual Slope A/D Converter System Timing.

6.0 ANALOG SECTION

6.1 Differential Inputs (V_{IN+}, V_{IN}-)

The TC5XX operates with differential voltages within the input amplifier Common mode range. The amplifier Common mode range extends from 1.5V below positive supply to 1.5V above negative supply. Within this Common mode voltage range, Common mode rejection is typically 80 dB. Full accuracy is maintained, however, when the inputs are no less than 1.5V from either supply.

The integrator output also follows the Common mode voltage. The integrator output must not be allowed to saturate. A worst-case condition exists, for example, when a large, positive Common mode voltage, with a near full-scale negative differential input voltage, is applied. The negative input signal drives the integrator positive when most of its swing has been used up by the positive Common mode voltage. For these critical applications, the integrator swing can be reduced. The integrator output can swing within 0.9V of either supply without loss of linearity.

6.2 Analog Common

Analog common is used as V_{IN} return during system zero and reference de-integrate. If V_{IN} — is different from analog common, a Common mode voltage exists in the system. This signal is rejected by the excellent CMR of the converter. In most applications, V_{IN} — will be set at a fixed known voltage (i.e., power supply common). A Common mode voltage will exist when V_{IN} — is not connected to analog common.

6.3 Differential Reference (V_{REF}+, V_{REF}-)

The reference voltage can be anywhere within 1V of the power supply voltage of the converter. Rollover error is caused by the reference capacitor losing or gaining charge due to stray capacitance on its nodes. The difference in reference for (+) or (-) input voltages will cause a rollover error. This error can be minimized by using a large reference capacitor in comparison to the stray capacitance.

6.4 Phase Control Inputs (A, B)

The A, B unlatched logic inputs select the TC5XX operating phase. The A, B inputs are normally driven by a microprocessor I/O port or external logic.

6.5 Comparator Output

By monitoring the comparator output during the fixed signal integrate time, the input signal polarity can be determined by the microprocessor controlling the conversion. The comparator output is high for positive signals and low for negative signals during the signal integrate phase (see Figure 6-1).

During the reference de-integrate phase, the comparator output will make a high-to-low transition as the integrator output ramp crosses zero. The transition is used to signal the processor that the conversion is complete.

The internal comparator delay is $2 \mu s$, typically. Figure 6-1 shows the comparator output for large positive and negative signal inputs. For signal inputs at or near zero volts, however, the integrator swing is very small. If Common mode noise is present, the comparator can switch several times during the beginning of the signal integrate period. To ensure that the polarity reading is correct, the comparator output should be read and stored at the end of the signal integrate phase.

The comparator output is undefined during the autozero phase and is used to time the integrator output zero phase. (See **Section 8.6 "Integrator Output Zero Phase**").





NOTES:

7.0 TYPICAL APPLICATIONS

7.1 Component Value Selection

The procedure outlined below allows the user to arrive at values for the following TC5XX design variables:

- 1. Integration Phase Timing.
- 2. Integrator Timing Components (R_{INT}, C_{INT}).
- 3. Auto-zero and Reference Capacitors.
- 4. Voltage Reference.

7.2 Select Integration Time

Integration time must be picked as a multiple of the period of the line frequency. For example, T_{INT} times of 33 ms, 66 ms and 132 ms maximize 60 Hz line rejection.

7.3 DINT and IZ Phase Timing

The duration of the DINT phase is a function of the amount of voltage stored on the integrator during T_{INT} and the value of V_{REF}. The DINT phase must be initiated immediately following INT and terminated when an integrator output zero-crossing is detected. In general, the maximum number of counts chosen for DINT is twice that of INT (with V_{REF} chosen at V_{IN(MAX)}/2).

7.4 Calculate Integrating Resistor (R_{INT})

The desired full-scale input voltage and amplifier output current capability determine the value of R_{INT} . The buffer and integrator amplifiers each have a full-scale current of 20 $\mu\text{A}.$

The value of $\mathsf{R}_{\mathsf{INT}}$ is, therefore, directly calculated in the following equation:

EQUATION 7-1:

 $R_{INT}(in M\Omega) = \frac{V_{IN(MAX)}}{20}$

Where:

- *V_{IN(MAX)}* = Maximum input voltage (full count voltage)
 - R_{INT} = Integrating Resistor (in M Ω)

For loop stability, R_{INT} should be \geq 50 k Ω

7.5 Select Reference (C_{REF}) and Autozero (C_{AZ}) Capacitors

 C_{REF} and C_{AZ} must be low leakage capacitors (such as polypropylene). The slower the conversion rate, the larger the value C_{REF} must be. Recommended capacitors for C_{REF} and C_{AZ} are shown in Table 7-1. Larger values for C_{AZ} and C_{REF} may also be used to limit rollover errors.

TABLE 7-1: C_{REF} AND C_{AZ} SELECTION

Conversions Per Second	Typical Value of C _{REF} , C _{AZ} (μF)	Suggested* Part Number
>7	0.1	SMR5 104K50J01L4
2 to 7	0.22	SMR5 224K50J02L4
2 or less	0.47	SMR5 474K50J04L4

* Manufactured by Evox Rifa, Inc.

7.6 Calculate Integrating Capacitor (C_{INT})

The integrating capacitor must be selected to maximize integrator output voltage swing. The integrator output voltage swing is defined as the absolute value of V_{DD} (or V_{SS}) less 0.9V (i.e., IV_{DD} - 0.9VI or IV_{SS} + 0.9VI). Using the 20 μA buffer maximum output current, the value of the integrating capacitor is calculated using the following equation.

EQUATION 7-2:

$$C_{INT} = \frac{(T_{INT})(20 \times 10^{-6})}{(V_S - 0.9)}$$

Where:
$$T_{INT} = \text{Integration Period}$$
$$V_S = \text{IV}_{\text{DD}}\text{I or IV}_{\text{SS}}\text{I, whichever is less}$$
$$(\text{TC500/A})$$
$$V_S = \text{IV}_{\text{DD}}\text{I (TC510, TC514)}$$

It is critical that the integrating capacitor has a very low dielectric absorption. Polypropylene capacitors are an example of one such dialectic. Polyester and polybicarbonate capacitors may also be used in less critical applications. Table 7-2 summarizes recommended capacitors for $C_{\rm INT}$.

TABLE 7-2:	RECOMMENDED CAPACITOR
	FOR CINT

1	11
Value	Suggested Part Number*
0.1	SMR5 104K50J01L4
0.22	SMR5 224K50J02L4
0.33	SMR5 334K50J03L4
0.47	SMR5 474K50J04L4

* Manufactured by Evox Rifa, Inc.

7.7 Calculate V_{REF}

The reference de-integration voltage is calculated using the following equation:

EQUATION 7-3:

$$V_{REF} = \frac{(V_{S} - 0.9)(C_{INT})(R_{INT})}{2(T_{INT})}V$$

NOTES:

8.0 DESIGN CONSIDERATIONS

8.1 Noise

The threshold noise (N_{TH}) is the algebraic sum of the integrator and comparator noise and is typically 30 μ V. Figure 8-1 illustrates how the value of the reference voltage can affect the final count. Such errors can be reduced by increased integration times, in the same way that 50/60 Hz noise is rejected. The signal-to-noise ratio is related to the integration time (T_{INT}) and the integration time constant (R_{INT}, C_{INT}) as follows:

EQUATION 8-1:

$$S/N(dB) = 20 \log\left(\frac{V_{IN}}{30 \times 10^{-6}} \bullet \frac{t_{INT}}{(R_{INT}) \bullet (C_{INT})}\right)$$

8.2 System Timing

To obtain maximum performance from the TC5XX, the overshoot at the end of the de-integration phase must be minimized. Also, the integrator output zero phase must be terminated as soon as the comparator output returns high (see Figure 5-1).

Figure 5-1 shows the overall timing for a typical system in which a TC5XX is interfaced to a microcontroller. The microcontroller drives the A, B inputs with I/O lines and monitors the comparator output (CMPTR) using an I/O line or dedicated timer capture control pin. It may be necessary to monitor the state of the CMPTR output in addition to having it control a timer directly for the Reference de-integration phase (this is further explained below.)

The timing diagram in Figure 5-1 is not to scale, as the timing in a real system depends on many system parameters and component value selections. There are four critical timing events (as shown in Figure 5-1): sampling the input polarity, capturing the de-integration time, minimizing overshoot and properly executing the integrator output zero phase.

8.3 Auto-zero Phase

The length of this phase is usually set to be equal to the input signal integration time. This decision is virtually arbitrary since the magnitudes of the various system errors are not known. Setting the auto-zero time equal to the Input Integrate time should be more than adequate to null out system errors. The system may remain in this phase indefinitely (i.e., auto-zero is the appropriate Idle state for a TC5XX device).

8.4 Input Signal Integrate Phase

The length of this phase is constant from one conversion to the next and depends on system parameters and component value selections. The calculation of T_{INT} is shown elsewhere in this data sheet. At some point near the end of this phase, the microcontroller should sample CMPTR to determine the input signal polarity. This value is, in effect, the Sign Bit for the overall conversion result. Optimally, CMPTR should be sampled just <u>before</u> this phase is terminated by changing AB from 10 to 11. The consideration here is that, during the initial stage of input integration when the integrator voltage is low, the comparator may be affected by noise and its output unreliable. Once integration is well underway, the comparator will be in a defined state.

8.5 Reference De-integration

The length of this phase must be precisely measured from the transition of AB from 10 to 11 to the fallingedge of CMPTR. The comparator delay contributes some error in timing this phase. The typical delay is specified to be 2 μ s. This should be considered in the context of the length of a single count when determining overall system performance and possible single count errors. Additionally, overshoot will result in charge accumulating on the integrator once its output crosses zero. This charge must be nulled during the integrator output zero phase.





8.6 Integrator Output Zero Phase

The comparator delay and the controller's response latency may result in overshoot, causing charge buildup on the integrator at the end of a conversion. This charge must be removed or performance will degrade. The integrator output zero phase should be activated (AB = 00) until CMPTR goes high. It is absolutely critical that this phase be terminated immediately so that overshoot is not allowed to occur in the opposite direction. At this point, it can be assured that the integrator is near zero. Auto-zero should be entered (AB = 01) and the TC5XX held in this state until the next cycle is begun (see Figure 8-2).



FIGURE 8-2:

Overshoot.

8.7 Using the TC510/TC514

8.7.1 NEGATIVE SUPPLY VOLTAGE CONVERTER (TC510, TC514)

A capacitive charge pump is employed to invert the voltage on V_{DD} for negative bias within the TC510/TC514. This voltage is also available on the V_{OUT} - pin to provide negative bias elsewhere in the system. Two external capacitors are required to perform the conversion.

Timing is generated by an internal state machine driven from an on-board oscillator. During the first phase, capacitor C_F is switched across the power supply and charged to V_S^+ . This charge is transferred to capacitor C_{OUT}^- during the second phase. The oscillator normally runs at 100 kHz to ensure minimum output ripple. This frequency can be reduced by placing a capacitor from OSC to V_{DD} . The relationship between the capacitor value is shown in **Section 2.0 "Typical Performance Curves"**.

8.7.2 ANALOG INPUT MULTIPLEXER (TC514)

The TC514 is equipped with a four-input differential analog multiplexer. Input channels are selected using select inputs (A1, A0). These are high-true control signals (i.e., channel 0 is selected when (A1, A0 = 00).

9.0 DESIGN EXAMPLES

Refer to Fi	gures 9-1 to 9-4.
Given:	Required Resolution: 16 bits (65,536 counts).
	Maximum V _{IN} : ±2V
	Power Supply Voltage: +5V
	60 Hz System
Step 1.	Pick integration time (t _{INT}) as a multiple of the line frequency:
	1/60 Hz = 16.6 ms. Use 4x line frequency.
	= 66 ms
Step 2.	Calculate R _{INT} :
	R _{INT} = V _{IN(MAX)} /20 μA 2 /20 μA
	= 100 kΩ
Step 3.	Calculate C _{INT} for maximum (4V) integrator output swing.
	C_{INT} = (t _{INT}) (20 x 10 ⁻⁶) / (V _S - 0.9)
	= (.066) (20 x 10 ⁻⁶) / (4.1)
	= 0.32 μ F (use closest value: 0.33 μ F)
Note:	Microchip recommended capacitor: Evox Rifa p/n: 5MR5 334K50J03L4.
Step 4.	Choose C_{REF} and C_{AZ} based on conversion rate.
	Conversions/sec:
	= 1/(T _{AZ} + T _{INT} + 2 T _{INT} + 2 ms)
	= 1/(66 ms +66 ms +132 ms +2 ms) = 3.7 conversions/sec
	From which C _{AZ} = C _{REF} = <u>0.22 µF</u> (see Table 7-1)
Note:	Microchip recommended capacitor: Evox Rifa p/n: 5MR5 224K50J02L4
Step 5.	Calculate V _{REF} :

EQUATION 9-1:

$$V_{REF} = \frac{(V_S - 0.9)(C_{INT})(R_{INT})}{2(T_{INT})}$$
$$= \frac{(4.1)(0.33 \times 10^{-6})(100 \times 10^3)}{2(66 \times 10^{-3})}$$
$$= 1.025 (V)$$









TC514 Design Example.



FIGURE 9-3: TC510 To IBM[®] Compatible Printer Port.



FIGURE 9-4: TC514 To IBM[®] Compatible Printer Port.

10.0 PACKAGING INFORMATION

10.1 Package Marking Information





16-Lead PDIP (300 mil) (TC500/TC500A)



16-Lead SOIC (300 mil) (TC500/TC500A)







Legen	end: XXX Customer-specific information						
	Y	Year code (last digit of calendar year)					
	YY	Year code (last 2 digits of calendar year)					
	WW	W Week code (week of January 1 is week '01')					
	NNN Alphanumeric traceability code						
	(e3) Pb-free JEDEC designator for Matte Tin (Sn)						
	*	This package is Pb-free. The Pb-free JEDEC designator ($_{(e3)}$)					
		can be found on the outer packaging for this package.					
Note:	In the event the full Microchip part number cannot be marked on one line, it will						
	be carried over to the next line, thus limiting the number of available						
1							

Package Marking Information (Continued)



Example:



Example:



Example:



16-Lead Ceramic Dual In-Line (JE) – .300" Body [CERDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES			
Dimer	nsion Limits	MIN	NOM	MAX
Number of Pins	Ν	16		
Pitch	е	.100 BSC		
Top to Seating Plane	А	-	_	.200
Standoff §	A1	.015	_	-
Ceramic Package Height	A2	.140	_	.175
Shoulder to Shoulder Width	E	.290	-	.325
Ceramic Package Width	E1	.245	.288	.300
Overall Length	D	.740	.760	.780
Tip to Seating Plane	L	.125	_	.200
Lead Thickness	С	.008	_	.015
Upper Lead Width	b1	.045	-	.065
Lower Lead Width	b	.015	_	.023
Overall Row Spacing	E2	.320	_	.410

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-003B