# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

### 1 GBIT (128M $\times$ 8 BIT) CMOS NAND E<sup>2</sup>PROM

#### DESCRIPTION

The TC58BVG0S3HTA00 is a single 3.3V 1Gbit (1,107,296,256 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E<sup>2</sup>PROM) organized as (2048 + 64) bytes  $\times$  64 pages  $\times$  1024 blocks. The device has a 2112-byte static register which allows program and read data to be transferred between the register and the memory cell array in 2112-bytes increments. The Erase operation is implemented in a single block unit (128 Kbytes + 4 Kbytes: 2112 bytes  $\times$  64 pages).

The TC58BVG0S3HTA00 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

The TC58BVG0S3HTA00 has ECC logic on the chip and 8bit read errors for each 528Bytes can be corrected internally.

### **FEATURES**

•	Organization	x8
	Memory cell array	$2112 \times 64K \times 8$
	Register	2112× 8
	Page size	2112 bytes
	Block size	(128K + 4K) bytes

- Modes
  Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, ECC Status Read
- Mode control Serial input/output Command control
- Number of valid blocks Min 1004 blocks Max 1024 blocks
- Power supply  $V_{CC} = 2.7V$  to 3.6V
- Access time Cell array to register Read Cycle Time
   40 μs typ. 25 ns min (C<sub>L</sub>=50pF)
- Program/Erase time Auto Page Program Auto Block Erase
   330 μs/page typ. 2.5 ms/block typ.
- Operating current Read (25 ns cycle) 30 mA max Program (avg.) 30 mA max Erase (avg.) 30 mA max Standby 50 μA max
- Package TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)
- 8bit ECC for each 528Bytes is implemented on a chip.

### **PIN ASSIGNMENT (TOP VIEW)**



#### **PIN NAMES**

I/O1 to I/O8	I/O port			
CE	Chip enable			
WE	Write enable			
RE	Read enable			
CLE	Command latch enable			
ALE	Address latch enable			
WP	Write protect			
RY/BY	Ready/Busy			
Vcc	Power supply			
Vss	Ground			
NC	No Connection			

# **BLOCK DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
Vcc	Power Supply Voltage	-0.6 to 4.6	V
VIN	Input Voltage	-0.6 to 4.6	V
VI/O	Input /Output Voltage	-0.6 to Vcc + 0.3 (≤ 4.6 V)	V
PD	Power Dissipation	0.3	W
T <sub>SOLDER</sub>	Soldering Temperature (10 s)	260	°C
TSTG	Storage Temperature	-55 to 150	°C
T <sub>OPR</sub>	Operating Temperature	0 to 70	°C

# CAPACITANCE \*(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C <sub>IN</sub>	Input	$V_{IN} = 0 \ V$	—	10	pF
Соит	Output	Vout = 0 V		10	pF

\* This parameter is periodically sampled and is not tested for every device.

# VALID BLOCKS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
NVB	Number of Valid Blocks	1004		1024	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document. The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime.

# **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
Vcc	Power Supply Voltage	2.7	—	3.6	V
VIH	High Level Input Voltage	V <sub>CC</sub> x 0.8	_	V <sub>CC</sub> + 0.3	V
VIL	Low Level Input Voltage	-0.3*	_	V <sub>CC</sub> x 0.2	V

\* -2 V (pulse width lower than 20 ns)

## DC CHARACTERISTICS (Ta = 0 to 70°C, V<sub>CC</sub> = 2.7 to 3.6V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	VIN = 0 V to VCC	_		±10	μA
ILO	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	_	_	±10	μA
ICCO1	Serial Read Current	$\overline{CE}$ = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA, t <sub>RC</sub> = 25 ns	_	_	30	mA
ICCO2	Programming Current	_	_	_	30	mA
Іссоз	Erasing Current	_	_	_	30	mA
Iccs	Standby Current	$\overline{CE} = V_{CC} - 0.2 \text{ V}, \ \overline{WP} = 0 \text{ V/V}_{CC}$	_	_	50	μA
Vон	High Level Output Voltage	I <sub>OH</sub> = -0.1 mA	Vcc-0.2		_	V
Vol	Low Level Output Voltage	I <sub>OL</sub> = 0.1 mA	_	_	0.2	V
I <sub>OL</sub> ( RY/BY )	Output Current of RY/BY pin	$V_{OL} = 0.2 V$	_	4	_	mA

# AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS (Ta = 0 to 70°C, $V_{CC}$ = 2.7 to 3.6V)

SYMBOL	PARAMETER	MIN	MAX	UNIT
tCLS	CLE Setup Time	12	_	ns
t <sub>CLH</sub>	CLE Hold Time	5	_	ns
tcs	CE Setup Time	20	_	ns
tCH	CE Hold Time	5	_	ns
t <sub>WP</sub>	Write Pulse Width	12	_	ns
tals	ALE Setup Time	12	_	ns
talh	ALE Hold Time	5	_	ns
t <sub>DS</sub>	Data Setup Time	12	—	ns
t <sub>DH</sub>	Data Hold Time	5	_	ns
twc	Write Cycle Time	25	—	ns
twн	WE High Hold Time	10	—	ns
tww	WP High to WE Low	100	_	ns
tRR	Ready to RE Falling Edge	20	_	ns
t <sub>RW</sub>	Ready to WE Falling Edge	20	_	ns
tRP	Read Pulse Width	12	_	ns
tRC	Read Cycle Time	25	_	ns
t <sub>REA</sub>	RE Access Time	_	20	ns
tCEA	CE Access Time	_	25	ns
tCLR	CLE Low to RE Low	10	—	ns
t <sub>AR</sub>	ALE Low to RE Low	10	—	ns
t <sub>RHOH</sub>	RE High to Output Hold Time	25	—	ns
<b>t</b> RLOH	RE Low to Output Hold Time	5	—	ns
tRHZ	RE High to Output High Impedance	_	60	ns
tCHZ	CE High to Output High Impedance	_	20	ns
tCSD	CE High to ALE or CLE Don't Care	0	—	ns
t <sub>REH</sub>	RE High Hold Time	10	—	ns
tıR	Output-High-Impedance-to-RE Falling Edge	0	_	ns
t <sub>RHW</sub>	RE High to WE Low	30	—	ns
twнc	WE High to CE Low	30	_	ns
twhr	WE High to RE Low	60		ns
t <sub>WB</sub>	WE High to Busy		100	ns
tRST	Device Reset Time (Ready/Read/Program/Erase)		5/5/10/500	μS

\*1: tCLS and tALS can not be shorter than tWP.

\*2: tCS should be longer than tWP + 8ns.

# AC TEST CONDITIONS

	CONDITION			
PARAMETER	Vcc: 2.7 to 3.6V			
Input level	V <sub>CC</sub> -0.2V, 0.2V			
Input pulse rise and fall time	3 ns			
Input comparison level	V <sub>CC</sub> / 2			
Output data comparison level	V <sub>CC</sub> / 2			
Output load	C <sub>L</sub> (50 pF) + 1 TTL			

Note: Busy to ready time depends on the pull-up resistor tied to the RY/BY pin. (Refer to Application Note (9) toward the end of this document)

#### PROGRAMMING / ERASING / READING CHARACTERISTICS (Ta = 0 to 70°C, V<sub>CC</sub> = 2.7 to 3.6V)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
tprog	Average Programming Time		330	700	μS	
N	Number of Partial Program Cycles in the Same Page	_		4		(1)
<b>t</b> BERASE	Block Erasing Time		2.5	5	ms	
t <sub>R</sub>	Memory Cell Array to Starting Address		40	120	μS	

(1) Refer to Application Note (12) toward the end of this document.

# Data Output

When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depend on tRHOH (25ns MIN). On this condition, waveforms look like normal serial read mode.

When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE, ALE, /CE or falling edge of /WE, and waveforms look like Extended Data Output Mode.

# TIMING DIAGRAMS

# Latch Timing Diagram for Command/Address/Data



### Command Input Cycle Timing Diagram



: VIH or VIL

# Address Input Cycle Timing Diagram



: VIH or VIL

### Data Input Cycle Timing Diagram



# Serial Read Cycle Timing Diagram



### Status Read Cycle Timing Diagram



\*: 70h represents the hexadecimal number



### ECC Status Read Cycle Timing Diagram



\* : ECC Status output should be read for all 4 sector information.

\*\* : 7Ah command can be input to the device from [after RY/BY returns to High] to [before Dout or Next command input].

### Read Cycle Timing Diagram



# Read Cycle Timing Diagram: When Interrupted by CE



# TC58BVG0S3HTA00

#### Column Address Change in Read Cycle Timing Diagram (1/2)



Continues from 1 of next page

#### Column Address Change in Read Cycle Timing Diagram (2/2)



Continues from 1 of previous page

# Data Output Timing Diagram



### Auto-Program Operation Timing Diagram



### Auto Block Erase Timing Diagram





Copy Back Program with Random Data Input

OSHIBA

# ID Read Operation Timing Diagram



#### **PIN FUNCTIONS**

The device is a serial access memory which utilizes time-sharing input of address information.

#### Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the  $\overline{WE}$  signal while CLE is High.

#### Address Latch Enable: ALE

The ALE signal is used to control loading address information into the internal address register. Address information is latched into the address register from the I/O port on the rising edge of  $\overline{WE}$  while ALE is High.

#### Chip Enable: CE

The device goes into a low-power Standby mode when  $\overline{CE}$  goes High during the device is in Ready state. The  $\overline{CE}$  signal is ignored when device is in Busy state (RY/ $\overline{BY}$  = L), such as during a Program, Erase or Read operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High.

#### Write Enable: WE

The  $\overline{WE}$  signal is used to control the acquisition of data from the I/O port.

#### Read Enable: RE

The  $\overline{\text{RE}}$  signal controls serial data output. Data is available tread after the falling edge of  $\overline{\text{RE}}$ . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

#### I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

#### Write Protect: WP

The  $\overline{WP}$  signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when  $\overline{WP}$  is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

#### Ready/Busy: RY/BY

The  $RY/\overline{BY}$  output signal is used to indicate the operating condition of the device. The  $RY/\overline{BY}$  signal is in Busy state ( $RY/\overline{BY}$  = L) during the Program, Erase and Read operations and will return to Ready state ( $RY/\overline{BY}$  = H) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to V<sub>CC</sub> with an appropriate resistor.

#### Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 2112 bytes in which 2048 bytes are used for main memory storage and 64 bytes are for redundancy or for other uses.

1 page = 2112 bytes

1 block = 2112 bytes  $\times$  64 pages = (128K + 4K) bytes Capacity = 2112 bytes  $\times$  64 pages  $\times$  1024 blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second cycle	L	L	L	L	CA11	CA10	CA9	CA8
Third cycle	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth cycle	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8

CA0 to CA11: Column address PA0 to PA5: Page address in block PA6 to PA15: Block address

#### Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{CE}$ ,  $\overline{WE}$ ,  $\overline{RE}$  and  $\overline{WP}$  signals, as shown in Table 2.

#### Table 2. Logic Table

	CLE	ALE	CE	WE	RE	$\overline{\text{WP}}^{*1}$
Command Input	Н	L	L		Н	*
Data Input	L	L	L		Н	н
Address Input	L	Н	L		Н	*
Serial Data Output	L	L	L	Н		*
During Program (Busy)	*	*	*	*	*	н
During Erase (Busy)	*	*	*	*	*	Н
During Read (Busy)	*	*	Н	*	*	*
	*	*	L	H (*2)	H (*2)	*
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*	*	Н	*	*	0 V/Vcc

H: VIH, L: VIL, \*: VIH or VIL

\*1: Refer to Application Note (10) toward the end of this document regarding the WP signal when Program or Erase Inhibit.

\*2: If  $\overline{CE}$  is low during read busy,  $\overline{WE}$  and  $\overline{RE}$  must be held High to avoid unintended command/address input to the device or read to device. Reset or Status Read command can be input during Read Busy.

#### Table 3. Command table (HEX)

	First Set	Second Set	Acceptable while Busy
Serial Data Input	80	_	
Read	00	30	
Column Address Change in Serial Data Output	05	E0	
Auto Page Program	80	10	
Column Address Change in Serial Data Input	85		
Read for Copy-Back	00	35	
Copy-Back Program	85	10	
Auto Block Erase	60	D0	
ID Read	90		
Status Read	70		0
ECC Status Read	7A		
Reset	FF		0





Table 4. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output select	L	L	L	Н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active

H: VIH, L: VIL

# **DEVICE OPERATION**

#### Read Mode

Read mode is set when the "00h" and "30h" commands are issued to the Command register. Between the two commands, a start address for the Read mode needs to be issued. After initial power on sequence, "00h" command is latched into the internal command register. Therefore read operation after power on sequence is executed by the setting of only four address cycles and "30h" command. Refer to the figures below for the sequence and the block diagram (Refer to the detailed timing chart).



#### ECC & Sector definition for ECC

Internal ECC logic generates Error Correction Code during busy time in program operation. The ECC logic manages 9bit error detection and 8bit error correction in each 528Bytes of main data and spare data. A section of main field (512Bytes) and spare field (16Bytes) are paired for ECC. During read, the device executes ECC of itself. Once read operation is executed, Status Read Command (70h) can be issued to check the read status. The read status remains until other valid commands are executed.

To use ECC function, below limitation must be considered.

- A sector is the minimum unit for program operation and the number of program per page must not exceed 4.

#### 2KByte Page Assignment

1st	2nd	3rd	4th	1st	2nd	3rd	4th
Main	Main	Main	Main	Spare	Spare	Spare	Spare
512B	512B	512B	512B	16B	16B	16B	16B

Note) Internal ECC manages all data of Main area and Spare area.

#### Definition of 528Byte Sector

Sector	Column Address (Byte)			
	Main Field	Spare Field		
1st Sector	0 to 511	2,048 to 2,063		
2nd Sector	512 to 1,023	2,064 to 2,079		
3rd Sector	1,024 to 1,535	2,080 to 2,095		
4th Sector	1,536 to 2,047	2,096 to 2,111		

Note) The ECC parity code generated by internal ECC is stored in column addresses 2112-2175 and the user cannot access to these specific addresses.

While using the Partial Page Program, the user must program the data to main field and spare field simultaneously by the definition of sector.

#### Auto Page Program Operation

The device carries out an Automatic Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below (Refer to the detailed timing chart).



#### Random Column Address Change in Auto Page Program Operation

The column address can be changed by the 85h command during the data input sequence of the Auto Page Program operation. Two address input cycles after the 85h command are recognized as a new column address for the data input. After the new data is input to the new column address, the 10h command initiates the actual data program into the selected page automatically. The Random Column Address Change operation can be repeated multiple times within the same page.

