



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TOSHIBA

Serial Interface NAND

Technical Data Sheet

Rev. 1.1

2016 – 11 – 08

TOSHIBA

Storage & Electronic Devices Solutions
Memory Division

CONTENTS

| | | |
|---------|---|----|
| 1. | Introduction..... | 4 |
| 1.1. | General Description | 4 |
| 1.2. | Definitions and Abbreviations | 4 |
| 1.3. | Features..... | 5 |
| 2. | Memory Organization | 6 |
| 2.1. | Pin Descriptions | 6 |
| 2.2. | Pin Assignment (Top View) | 6 |
| 2.3. | Block Diagram..... | 7 |
| 2.4. | Cell Layout | 7 |
| 2.5. | Addressing | 8 |
| 2.6. | Valid Blocks | 8 |
| 3. | Physical Interface..... | 9 |
| 3.1. | Absolute Maximum Rating..... | 9 |
| 3.2. | Capacitance | 9 |
| 3.3. | Recommended DC Operating Conditions | 9 |
| 3.4. | Signal Timing | 10 |
| 3.5. | AC Characteristics | 12 |
| 3.6. | DC Operating Characteristics | 12 |
| 3.7. | Programming, Reading and Erasing Characteristics..... | 13 |
| 3.8. | Power ON/OFF Sequence | 13 |
| 3.9. | AC Test Condition | 13 |
| 4. | Command Description and Device Operation..... | 14 |
| 4.1. | Command Set | 14 |
| 4.2. | Page Read Operation | 15 |
| 4.2.1. | Read Cell Array (13h) | 15 |
| 4.2.2. | Read Buffer (03h or 0Bh)..... | 16 |
| 4.2.3. | Read Buffer x2 (3Bh)..... | 17 |
| 4.2.4. | Read Buffer x4 (6Bh)..... | 18 |
| 4.3. | Page Read Operation - High Speed Mode..... | 18 |
| 4.4. | Page Program Operation | 19 |
| 4.4.1. | Program Load (02h) | 19 |
| 4.4.2. | Program Execute (10h) | 20 |
| 4.4.3. | Program Load Random Data (84h) | 21 |
| 4.5. | Internal Data Move Operation | 21 |
| 4.6. | Block Erase (D8h) | 22 |
| 4.7. | Reset (FFh or FEh) | 23 |
| 4.8. | Write Enable (06h) / Write Disable (04h)..... | 24 |
| 4.9. | Set Feature (1Fh) / Get Feature (0Fh)..... | 25 |
| 4.9.1. | Set Feature (1Fh)..... | 27 |
| 4.9.2. | Get Feature (0Fh) | 27 |
| 4.10. | Block Lock Operation..... | 28 |
| 4.11. | Block Protection Operation (One Time Program)..... | 28 |
| 4.11.1. | Protect Execute (2Ah) | 29 |
| 4.12. | Parameter Page Read Operation..... | 30 |
| 4.13. | Read ID (9Fh)..... | 31 |
| 4.14. | Unique ID Read Operation | 31 |
| 4.15. | Bad Block Inhibit | 31 |
| 4.16. | Internal ECC..... | 32 |
| 4.16.1. | ECC Switch | 32 |
| 4.16.2. | ECC Status..... | 32 |
| 4.16.3. | ECC Bit Flip Count Detection | 32 |
| 4.16.4. | ECC Bit Flip Count Report..... | 33 |
| 4.16.5. | ECC Maximum Bit Flip Count Report..... | 34 |
| 5. | Package Information..... | 35 |
| 5.1. | WSON8 (P-WSON8-0608-1.27-003) | 35 |
| 5.2. | SOP16 (P-SOP16-1111-1.27-001)..... | 35 |
| 6. | Application Notes | 36 |
| 6.1. | Prohibition of Unspecified Commands..... | 36 |
| 6.2. | Restriction of Commands while in the Busy State..... | 36 |

| | | |
|------|---|----|
| 6.3. | Addressing for Page Program Operation | 36 |
| 6.4. | Several programming Cycles on the Same Page (Partial Page Program)..... | 36 |
| 6.5. | Power Off Timing | 37 |
| 6.6. | Invalid Blocks..... | 37 |
| 6.7. | Failure Phenomena..... | 38 |
| 6.8. | Reliability Guidance | 39 |
| 7. | Revision History..... | 40 |
| | RESTRICTIONS ON PRODUCT USE..... | 41 |

LIST of FIGURES

Figure 1. WSON8 Pin Assignment (Top View) 6
 Figure 2. SOP16 Pin Assignment (Top View) 6
 Figure 3. Block Diagram 7
 Figure 4. Cell Layout..... 7
 Figure 5. Addressing..... 8
 Figure 6. SPI Timing 10
 Figure 7. Serial Input Timing 10
 Figure 8. Serial Output Timing 10
 Figure 9. Hold Timing 11
 Figure 10. WP Timing (Example) 11
 Figure 11. Power ON/OFF Sequence 13
 Figure 12. Page Read from Cell Array to Buffer 15
 Figure 13. Page Read from Buffer Timing 16
 Figure 14. Page Read from Buffer x2 Timing..... 17
 Figure 15. Page Read from Buffer x4 Timing..... 18
 Figure 16. Program Load 19
 Figure 17. Program Execute Timing..... 20
 Figure 18. Program Load Random Data Timing..... 21
 Figure 19. Block Erase Timing 22
 Figure 20. Reset Timing 23
 Figure 21. Write Enable 24
 Figure 22. Write Disable Timing..... 24
 Figure 23. Set Feature Timing..... 27
 Figure 24. Get Feature Timing 27
 Figure 25. Protect Execute Timing 29
 Figure 26. Read ID Timing..... 31

LIST of TABLES

Table 1 Pin Descriptions 6
 Table 2 Valid Blocks 8
 Table 3 Absolute Maximum Rating 9
 Table 4 Capacitance (T_{OPR} = 25°C, f = 1MHz) 9
 Table 5 Recommended DC Operating Condition 9
 Table 6 AC Characteristics (T_{OPR} = -40 to 85°C, VCC = 2.7 to 3.6V) 12
 Table 7 DC & Operating Characteristics (T_{OPR} = -40 to 85°C, VCC = 2.7 to 3.6V) 12
 Table 8 Programming, Reading and Erasing Characteristics (T_{OPR} = -40 to 85°C, VCC = 2.7 to 3.6V)..... 13
 Table 9 Power on Timing 13
 Table 10 AC Test Condition 13
 Table 11 Command Set 14
 Table 12 Feature Table 25
 Table 13 Feature Table - A0h Address Description 25
 Table 14 Feature Table - B0h Address Description 26
 Table 15 Feature Table - C0h Address Description 26
 Table 16 Block Lock Setting 28
 Table 17 Block Protection Setting 28
 Table 18 Block Number for Block Protection..... 28
 Table 19 Parameter Page..... 30
 Table 20 ID Table 31
 Table 21 Page Assignment..... 32
 Table 22 Definition of 528 bytes Data Pair 32
 Table 23 Bit Flip Count Detection Setting (BFD) 32
 Table 24 Bit Flip Count Detection Status (BFS) (Feature Table - 20h Address Description) 33
 Table 25 Bit Flip Count Report for Sector 0 (BFR) 33
 Table 26 Sector Definition (BFR) 34
 Table 27 Maximum Bit Flip Count (MBF)..... 34
 Table 28 Maximum Bit Flip Count Sector (MFS)..... 34

1. Introduction

1.1. General Description

The TC58CVG2S0HxAIx is a serial interface NAND Flash for embedded applications which supports the SPI interface.

The TC58CVG2S0HxAIx is organized as $(4096 + 128)$ bytes \times 64 pages \times 2048 blocks. The device has a 4224 byte data buffer which allows program and read data to be transferred between the buffer and the memory cell array in 4224-byte increments. The Erase Operation is implemented in a single block unit (256 Kbytes + 8 Kbytes: 4224 bytes \times 64 pages). The device has the high speed mode for sequential Page Read Operation. When high speed mode is enabled, the average of tR is shortened.

The TC58CVG2S0HxAIx has ECC logic on the chip and 8bit read errors for each (512 bytes + 16 bytes) can be corrected. The internal ECC logic has detailed bit flip count report.

1.2. Definitions and Abbreviations

SPI

Serial Peripheral Interface.

Address

The address is comprised of a column address (CA) with 13bits and a row address (RA) with 17bits. The row address identifies the page and block to be accessed. The column address identifies the byte within a page to access.

Column

The byte location within the page.

Row

Refer to the block and page to be accessed.

Sector

The 512 bytes unit in a page.

Page

The smallest addressable unit for the Read and the Program operations.

Block

Consists of multiple pages and is the smallest addressable unit for the Erase Operation.

Data Buffer

Buffer used to transfer data to and from the cell array.

Cell Array

Memory cell of NAND flash

Device

The packaged NAND unit.

1.3. Features

- **Organization**

- Organization (Internal ECC is enabled, default)

| | |
|-------------------|---------------------------|
| Memory Cell Array | 4224 × 64 × 2048 × 8 bits |
| Data Buffer | 4224 × 8 bits |
| Page Size | 4224 bytes |
| Block Size | (256K + 8K) bytes |

- Organization (Internal ECC is disabled)

| | |
|-------------------|---------------------------|
| Memory Cell Array | 4352 × 64 × 2048 × 8 bits |
| Data Buffer | 4352 × 8 bits |
| Page Size | 4352 bytes |
| Block Size | (256K + 16K) bytes |

- **ECC**

8 bit ECC for each 512bytes is required. The device has ECC logic internally.

- **Mode**

Page Read, Page Program, Block Erase, Internal Data Move, Reset, Write Enable, Write Disable, Block Lock, Get Feature, Set Feature, Block Protection, Parameter Page Read, Read ID, Unique ID Read

- **Power Supply**

$V_{CC} = 2.7\text{ V to }3.6\text{ V}$

- **Access Time**

| | |
|---------------------------|-----------------------|
| Cell Array to Data Buffer | 280 μs max |
| | 115 μs typ |
| Data Transfer rate | 104 MHz max |

- **Program/Erase Time**

| | |
|--------------------|-----------------------------|
| Programming Time | 450 μs /page typ |
| Block Erasing Time | 2.0 ms/block typ |

- **Operating Current**

| | |
|---|-----------------------|
| Read Operation Current with HSE on (Average) | 21 mA max |
| Read Operation Current with HSE off (Average) | 15 mA max |
| Program Operation Current (Average) | 18 mA max |
| Erase Operation Current (Average) | 22 mA max |
| Standby Current | 180 μA max |
| | 35 μA typ |

- **Reliability**

Refer to reliability note.

- **Package**

- SOP16 (P-SOP16-1111-1.27-001)
- WSON8 (P-WSON8-0608-1.27-003)

2. Memory Organization

2.1. Pin Descriptions

Table 1 Pin Descriptions

| Pin Name | Pin Function |
|-----------------------------------|---|
| $\overline{\text{CS}}$ | Chip Select |
| SO/SO1 | Serial Data Output / Serial Data Output 1 |
| $\overline{\text{WP}}/\text{SO2}$ | Write Protect / Serial Data Output 2 |
| SI/SO0 | Serial Data Input / Serial Data Output 0 |
| HOLD/SO3 | Hold Input / Serial Data Output 3 |
| SCK | Serial Clock Input |
| VCC | Power Supply |
| VSS | Ground |

Note:

If the WP pin is low and BRWD bit is set to 1, the overwrite for the BRWD(bit [7]) and the BL bits (bits [5:3]) in address A0h of the feature table shown in Table 12 is prohibited.

The users cannot drive the WP pin while CS pin is low.

The HOLD pin and the WP pin are pull up to VCC internally.

2.2. Pin Assignment (Top View)




Figure 1. WSON8 Pin Assignment (Top View)




Figure 2. SOP16 Pin Assignment (Top View)

2.3. Block Diagram




Figure 3. Block Diagram

2.4. Cell Layout

The Program Operation works on page units while the Erase Operation works on block units. When internal ECC is turned ON the default setting, a page consists of 4224 bytes in which 4096 bytes are used for main memory storage and 128 bytes are used for redundancy or for other uses. In the case that internal ECC is turned OFF, the redundancy area will be expanded to 256 bytes automatically.





Figure 4. Cell Layout

2.5. Addressing

There are two address types used: the column address and the row address. The column address is used to access bytes within a page. The row address is used to address pages and blocks. There are some functions that may require only row addresses, such as Block Erase.



Row Address: 17 bits

Block Address (2048 blocks/device): 11 bits

Page Address (64 pages/block): 6 bits

Column Address: 13 bits

Column Address (4224 or 4352 bytes/page): 13 bits

Figure 5. Addressing

2.6. Valid Blocks

Table 2 Valid Blocks

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|-----------------|------------------------|------|------|------|-------|
| N _{VB} | Number of Valid Blocks | 2008 | - | 2048 | Block |

Note:

The device occasionally contains unusable blocks.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over the lifetime

3. Physical Interface

3.1. Absolute Maximum Rating

Stresses greater than those listed in Table 3 may cause permanent damage to the device. This is a stress rating only.

Table 3 Absolute Maximum Rating

| Symbol | Parameter | Value | Unit |
|---------------------|--|---|------|
| V _{CC} | Power Supply Voltage | -0.3 to 3.9 | V |
| V _{IN} | Input Voltage | -0.3 to V _{CC} + 0.3 (≤ 3.9 V) | V |
| V _{I/O} | Input /Output Voltage | -0.3 to V _{CC} + 0.3 (≤ 3.9 V) | V |
| PD1 | Power Dissipation 1 | 0.42 | W |
| PD2 | Power Dissipation 2 (WSON8 ePAD without solder) | 0.27 | W |
| T _{SOLDER} | Soldering Temperature (10 s) | 260 | °C |
| T _{STG} | Storage Temperature | -55 to 150 | °C |
| T _{OPR} | Operating Temperature | -40 to 85 | °C |

3.2. Capacitance

Table 4 Capacitance (T_{OPR} = 25°C, f = 1MHz)

| Symbol | Parameter | Condition | Min. | Max. | Unit |
|------------------|-----------|------------------------|------|------|------|
| C _{IN} | Input | V _{IN} = 0 V | - | 2.5 | pF |
| C _{OUT} | Output | V _{OUT} = 0 V | - | 4 | pF |

Note: This parameter is periodically sampled and is not tested for every device.

3.3. Recommended DC Operating Conditions

Table 5 Recommended DC Operating Condition

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|-----------------|--------------------------|-----------------------|------|-----------------------|------|
| V _{CC} | Power Supply Voltage | 2.7 | - | 3.6 | V |
| V _{IH} | High Level input Voltage | V _{CC} × 0.8 | - | V _{CC} + 0.3 | V |
| V _{IL} | Low Level Input Voltage | -0.3 | - | V _{CC} × 0.2 | V |

3.4. Signal Timing

The device supports SPI mode 0 and mode 3. Input data is latched at the rising edge of SCK and data is output at the falling edge of SCK for mode 0 and 3. When HOLD goes Low, the communication is held. The hold state begins the falling edge of SCK.




Figure 6. SPI Timing




Figure 7. Serial Input Timing




Figure 8. Serial Output Timing





Figure 9. Hold Timing



▨ : Don't care

Figure 10. WP Timing (Example)

3.5. AC Characteristics

Table 6 AC Characteristics ($T_{OPR} = -40$ to 85°C , $V_{CC} = 2.7$ to 3.6V)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|---------------------|--|------|------|--|------|
| F_C | Serial Clock Frequency For: all command | - | - | 104 | MHz |
| t_{CLH} | Serial Clock High Time | 4.5 | - | - | ns |
| t_{CLL} | Serial Clock Low Time | 4.5 | - | - | ns |
| t_{CLCH} | Serial Clock Rise Time (Slew Rate) | 0.1 | - | - | V/ns |
| t_{CHCL} | Serial Clock Fall Time (Slew Rate) | 0.1 | - | - | V/ns |
| t_{SLCH} | CS Active Setup Time | 4.6 | - | - | ns |
| t_{CHSH} | CS Active Hold Time | 5 | - | - | ns |
| t_{SHCH} | CS Not Active Setup Time | 5 | - | - | ns |
| t_{CHSL} | CS Not Active Hold Time | 5 | - | - | ns |
| t_{SHSL} / t_{CS} | CS High Time | 100 | - | - | ns |
| t_{SHOZ} | Output Disable Time | - | - | 20 | ns |
| t_{CLOX} | Output Hold Time | 1 | - | - | ns |
| t_{DVCH} | Data In Setup Time | 2 | - | - | ns |
| t_{CHDX} | Data In Hold Time | 5 | - | - | ns |
| t_{HLCH} | HOLD Low Setup Time (relative to Clock) | 5 | - | - | ns |
| t_{HHCH} | HOLD High Setup Time (relative to Clock) | 5 | - | - | ns |
| t_{CHHL} | HOLD High Hold Time (relative to Clock) | 5 | - | - | ns |
| t_{CHHH} | HOLD Low Hold Time (relative to Clock) | 5 | - | - | ns |
| t_{HLQZ} | HOLD Low To High-Z Output | - | - | 7 | ns |
| t_{HHQX} | HOLD High To Output | - | - | 7 | ns |
| t_{CLOV} | Clock Low To Output Valid | - | - | 7.0(CL=10pF) 7.5(CL=20pF) 8.0(CL=30pF) | ns |
| t_{WHSL} | WP Setup Time Before CS Low | 20 | - | - | ns |
| t_{SHWL} | WP Hold Time After CS High | 100 | - | - | ns |

3.6. DC Operating Characteristics

Table 7 DC & Operating Characteristics ($T_{OPR} = -40$ to 85°C , $V_{CC} = 2.7$ to 3.6V)

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
|-------------|--|--|--------------|------|----------|---------------|
| I_{IL} | Input Leakage Current | $V_{IN} = 0\text{V to }V_{CC}$ | - | - | ± 10 | μA |
| I_{LO} | Output Leakage Current | $V_{OUT} = 0\text{V to }V_{CC}$ | - | - | ± 10 | μA |
| I_{CCOA1} | Read Operation Current (Average) | $F_C = 104\text{MHz}$ High Speed Mode = Enable Read Buffer Command : 03h or 0Bh (x1) | - | - | 21 | mA |
| I_{CCOA2} | Read Operation Current (Average) | $F_C = 104\text{MHz}$ High Speed Mode = Disable Read Buffer Command : 03h or 0Bh (x1) | - | - | 15 | mA |
| I_{CCOA3} | Program Operation Current (Average) | $F_C = 104\text{MHz}$ | - | - | 18 | mA |
| I_{CCOA4} | Erase Operation Current (Average) | $F_C = 104\text{MHz}$ | - | - | 22 | mA |
| I_{CCS} | Standby Current | $\overline{CS} = V_{CC} - 0.2\text{V}$, $\overline{WP} = V_{CC}$, $\overline{HOLD} = V_{CC}$ | - | 35 | 180 | μA |
| V_{OH} | High Level Output Voltage | $I_{OH} = -0.1\text{mA}$ | $V_{CC}-0.2$ | - | - | V |
| V_{OL} | Low Level Output Voltage | $I_{OL} = 0.1\text{mA}$ | - | - | 0.2 | V |

Note:

Refer to the High Speed Mode in 4.3.

I_{CCOA1} ~ I_{CCOA4} are the average current during the full operation sequence.

3.7. Programming, Reading and Erasing Characteristics

Table 8 Programming, Reading and Erasing Characteristics ($T_{OPR} = -40$ to $85^{\circ}C$, $V_{CC} = 2.7$ to $3.6V$)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|--------------|---|------|------|------|---------|
| t_{PROG} | Average Programming Time | - | 450 | 600 | μs |
| N | Number of Partial Program Cycles in the Same Page | - | - | 4 | time |
| t_{BERASE} | Block Erasing Time | - | 2 | 7 | ms |
| t_R | Cell Array to the Buffer (with ECC) | - | 115 | 280 | μs |
| t_{RHSA4} | Average Read Time for Sequential Read (High Speed Mode, x4) | - | 35 | - | μs |
| t_{RST} | Device Reset Time (Read) | - | - | 280 | μs |
| | Device Reset Time (Program) | - | - | 600 | μs |
| | Device Reset Time (Erase) | - | - | 7 | ms |

Note:

Refer to the data pair of ECC calculation in 4.16 Internal ECC.

Refer to the High Speed Mode in 4.3.

t_R is the average busy time for page read operation of 64pages continuously in a block.

t_{RHSA4} is the average busy time for sequential page read operation with all data output in each page of 64pages continuously in a block.

The busy time after Protect Execute command is shorter than t_{PROG} (Max.).

3.8. Power ON/OFF Sequence

The timing sequence shown in the figure below is necessary for the power ON/OFF sequence.

The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. The users cannot issue any commands while t_{VSL} . From the end of t_{VSL} to the end of t_{VOP} , Get Feature Operation and Reset Operation can be issued. OIP bit in the feature table indicates the busy state in this time period. All operations are available after t_{VOP} .




Figure 11. Power ON/OFF Sequence

Table 9 Power on Timing

| Symbol | Parameter | Min. | Max. | Unit |
|-----------|---------------------------|------|------|-------------|
| t_{VSL} | VCC(min) to CS Low | - | 100 | μs |
| t_{VOP} | VCC(min) to all operation | - | 1.1 | ms |
| t_{PUW} | Waiting time for power on | 1 | - | ms |
| VCCSR | VCC Slew Rate | - | 216 | mV/ μs |

3.9. AC Test Condition

Table 10 AC Test Condition

| PARAMETER | CONDITION |
|--------------------------------|--|
| | $V_{CC}: 2.7$ to $3.6V$ |
| Input level | $V_{CC} \times 0.2$ to $V_{CC} \times 0.8$ |
| Input pulse rise and fall time | 2 ns |
| Input comparison level | $V_{CC} / 2$ |
| Output data comparison level | $V_{CC} / 2$ |
| Output load | $C_L (30pF) + 1$ TTL |

4. Command Description and Device Operation

4.1. Command Set

Table 11 Command Set

| Operation | Byte 1 (CMD) | Byte 2 | Byte 3 | Byte 4 | Byte 5 | Byte N |
|--------------------------|--------------|------------------------|----------------|----------------|----------------|----------------|
| Read Cell Array | 13h | Dummy + A16 (Input) | A15-A8 (Input) | A7-A0 (Input) | - | - |
| Read Buffer | 03h/0Bh | Dummy + A12-A8 (Input) | A7-A0 (Input) | Dummy | D*-D* (Output) | D*-D* (Output) |
| Read Buffer x2 | 3Bh | Dummy + A12-A8 (Input) | A7-A0 (Input) | Dummy | D*-D* (Output) | D*-D* (Output) |
| Read Buffer x4 | 6Bh | Dummy + A12-A8 (Input) | A7-A0 (Input) | Dummy | D*-D* (Output) | D*-D* (Output) |
| Program Load | 02h | Dummy + A12-A8 (Input) | A7-A0 (Input) | D*-D* (Input) | D*-D* (Input) | D*-D* (Input) |
| Program Execute | 10h | Dummy + A16 (Input) | A15-A8 (Input) | A7-A0 (Input) | - | - |
| Protect Execute | 2Ah | Dummy + A16 (Input) | A15-A8 (Input) | A7-A0 (Input) | - | - |
| Program Load Random Data | 84h | Dummy + A12-A8 (Input) | A7-A0 (Input) | D*-D* (Input) | D*-D* (Input) | D*-D* (Input) |
| Block Erase | D8h | Dummy + A16 (Input) | A15-A8 (Input) | A7-A0 (Input) | - | - |
| Reset | FFh/FEh | - | - | - | - | - |
| Write Enable | 06h | - | - | - | - | - |
| Write Disable | 04h | - | - | - | - | - |
| Get Feature | 0Fh | A7-A0 (Input) | D7-D0 (Output) | D7-D0 (Output) | D7-D0 (Output) | D7-D0 (Output) |
| Set Feature | 1Fh | A7-A0 (Input) | D7-D0 (Input) | - | - | - |
| Read ID | 9Fh | Dummy | ID (Output) | ID (Output) | - | - |

Note:

- 1) Input of a command other than those specified in Table 11 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.
- 2) During the operation in progress, do not input any command except 0Fh, FFh and FEh.
- 3) The user can issue the Protect Execute (2Ah) only one time for each block.
- 4) Once the Get Feature command is issued, the status and setting information are outputted continuously.

4.2. Page Read Operation

The Read Cell Array and Read Buffer commands are required to read the data in a page. The Read Cell Array command reads the page data from the NAND cell array to the data buffer. The Read Buffer command reads the data from the data buffer. The operation sequence is as follows.

1. Read Cell Array (13h) : To read the data from the cell array to the internal data buffer.
2. Get Feature (0Fh) : To read the status (OIP, ECCS0 and ECCS1 bits) of the device.
3. Read Buffer (03h or 0Bh) : To output the data from the internal data buffer.
 or Read Buffer x2 (3Bh)
 or Read Buffer x4 (6Bh)

Read Buffer, Read Buffer x2, Read Buffer x4 and Get Feature commands are repeatable commands.

For the Read Buffer x2 and Read Buffer x4 read modes are available as shown in Figure 14 and Figure 15.

The users are able to check the detailed bit flip count using ECC Bit Flip Count Detection and other functions using Get Feature command.

4.2.1. Read Cell Array (13h)





Figure 12. Page Read from Cell Array to Buffer

4.2.2. Read Buffer (03h or 0Bh)





Note:

When internal ECC is turned OFF, the maximum output data size is 4352 Bytes.

Figure 13. Page Read from Buffer Timing

4.2.3. Read Buffer x2 (3Bh)



Note:

When internal ECC is turned OFF, the maximum output data size is 4352 Bytes.

Figure 14. Page Read from Buffer x2 Timing

4.2.4. Read Buffer x4 (6Bh)




Figure 15. Page Read from Buffer x4 Timing

4.3. Page Read Operation - High Speed Mode

The device has a high speed mode for sequential read operation. When high speed mode is enabled, the average t_R is shortened. The command sequence is the same as the Page Read Operation. The users set or clear the HSE bit which enables or disables the high speed mode in the feature table as shown in Table 12. High speed mode is enabled (HSE bit is set to 1) in the default condition. When the users switching the HSE bit, the users have to issue the Set Feature command just before the Read Cell Array (13h) command.

When the users use the random page read, the recommended setting of the HSE bit is 0 (disable) since t_R becomes longer.

4.4. Page Program Operation

The Program Load and Program Execute commands are required to program data to a page. The Program Load command transfers data to the buffer. The unit of data transfer is a byte. The Program Execute command programs data from the buffer to the cell array. The operation sequence is as follows.

1. Write Enable (06h) : To enable the Program Operation.
2. Program Load (02h) : To transfer data to the internal data buffer.
3. Program Execute (10h) : To program data from the buffer to the cell array.
4. Get Feature (0Fh) : To read the status (OIP and PRG_F bits) of the device.


The internal data buffer is cleared by the Program Load command.

The Program Load Random Data (84h) command is also available to transfer data to the internal buffer. The users issue Program Load Random Data and the column address before the program execute (10h). The operation sequence is as follows.

1. Write Enable (06h) : To enable the Program Operation.
2. Program Load (02h) : To transfer data to the internal data buffer.
3. Program Load Random Data (84h) : To transfer data to the internal data buffer.
4. Program Execute (10h) : To program data from the buffer to the cell array.
5. Get Feature (0Fh) : To read the status (OIP and PRG_F bits) of the device.

Program Load Random Data and Get Feature commands are repeatable command. The internal data buffer is not cleared by the Program Load Random Data command.

4.4.1. Program Load (02h)



Note:

When internal ECC is turned OFF, the maximum input data size is 4352 Bytes.

Figure 16. Program Load

4.4.2. Program Execute (10h)





Figure 17. Program Execute Timing

4.4.3. Program Load Random Data (84h)



Note:

When internal ECC is turned OFF, the maximum input data size is 4352 Bytes.

Figure 18. Program Load Random Data Timing

4.5. Internal Data Move Operation

The Internal Data Move Operation is used to change the data in a page without data output. Before using this operation, the users must disable the Page Read High Speed Mode. The operation sequence is as follows.

1. Set Feature (1Fh) : To disable Page Read High Speed Mode.
2. Read Cell Array (13h) : To read data from the cell array to internal buffer.
3. Get Feature (0Fh) : To read the status (OIP, ECCS0 and ECCS1 bits) of the device.
4. Write Enable (06h) : To enable the write.
5. Program Load Random Data (84h) : To change the data in the internal buffer.
6. Program Execute (10h) : To program data from the buffer to the cell array.
7. Get Feature (0Fh) : To read the status (OIP, PRG_F bits) of the device.

Program Load Random Data and Get Feature commands are repeatable command.

The status of the internal ECC depends on ECC_E bit in the feature table. When internal ECC is disabled, bit flips are not managed by the device.

4.6. Block Erase (D8h)

The Block Erase Operation erases the selected block. The page address is ignored automatically.

The operation sequence is as follows.

1. Write Enable (06h) : To enable the Erase Operation.
2. Block Erase (D8h) : To erase data in the block.
3. Get Feature (0Fh) : To read the status (OIP and ERS_F bits) of the device.

Get Feature command is repeatable command.




Figure 19. Block Erase Timing

4.7. Reset (FFh or FEh)

The Reset Operation is to reset the operations. For example, in case of a Program or Erase operation, the internally generated voltage is discharged and the device enters the busy state. The operation sequence is as follows.

1. Reset (FFh or FEh) :To reset the device
2. Get Feature (0Fh) :To read the status of the device

Get Feature command is repeatable command.




Figure 20. Reset Timing

4.8. Write Enable (06h) / Write Disable (04h)

The Write Enable / Disable commands set or reset the WEL (-Write Enable Latch) bit in the feature table shown in Table 12.

The Write Enable command sets the WEL bit to 1. The Write Enable command must be issued before the Page Program, Block Protection and Block Erase operations. The Write Disable command clears the WEL bit to 0. If the WEL bit is cleared, Page Program, Block Protection and Block Erase commands are ignored by the device.




Figure 21. Write Enable




Figure 22. Write Disable Timing