



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

2 GBIT (256M × 8 BIT) CMOS NAND E²PROM**DESCRIPTION**

The TC58NVG1S3HBAI4 is a single 3.3V 2 Gbit (2,281,701,376 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as (2048 + 128) bytes × 64 pages × 2048 blocks. The device has two 2176-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2176-byte increments. The Erase operation is implemented in a single block unit (128 Kbytes + 8 Kbytes: 2176 bytes × 64 pages).

The TC58NVG1S3HBAI4 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

FEATURES

- Organization

| | |
|-------------------|-------------------|
| | x8 |
| Memory cell array | 2176 × 128K × 8 |
| Register | 2176 × 8 |
| Page size | 2176 bytes |
| Block size | (128K + 8K) bytes |
- Modes
 - Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read
- Mode control
 - Serial input/output
 - Command control
- Number of valid blocks
 - Min 2008 blocks
 - Max 2048 blocks
- Power supply
 - V_{CC} = 2.7V to 3.6V
- Access time

| | |
|------------------------|---------------------|
| Cell array to register | 25 μs max |
| Serial Read Cycle | 25 ns min (CL=50pF) |
- Program/Erase time

| | |
|-------------------|-------------------|
| Auto Page Program | 300 μs/page typ. |
| Auto Block Erase | 2.5 ms/block typ. |
- Operating current

| | |
|--------------------|------------|
| Read (25 ns cycle) | 30 mA max. |
| Program (avg.) | 30 mA max |
| Erase (avg.) | 30 mA max |
| Standby | 50 μA max |
- Package
 - P-TFBGA63-0911-0.80CZ (Weight: 0.15 g typ.)
- 8 bit ECC for each 512Byte is required.


PIN ASSIGNMENT (TOP VIEW)

| | | | | | | | | | | |
|---|----|----|-----------------|-----------------|----------|-----------------|-----------------|----------|----|----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| A | NC | NC | | | | | | | NC | NC |
| B | NC | | | | | | | | NC | NC |
| C | | | \overline{WP} | ALE | V_{SS} | \overline{CE} | \overline{WE} | RY/BY | | |
| D | | | NC | \overline{RE} | CLE | NC | NC | NC | | |
| E | | | NC | NC | NC | NC | NC | NC | | |
| F | | | NC | NC | NC | NC | NC | NC | | |
| G | | | NC | NC | NC | NC | NC | NC | | |
| H | | | NC | I/O1 | NC | NC | NC | V_{CC} | | |
| J | | | NC | I/O2 | NC | V_{CC} | I/O6 | I/O8 | | |
| K | | | V_{SS} | I/O3 | I/O4 | I/O5 | I/O7 | V_{SS} | | |
| L | NC | NC | | | | | | | NC | NC |
| M | NC | NC | | | | | | | NC | NC |

PIN NAMES

| I/O1 to I/O8 | I/O port |
|-----------------|----------------------|
| \overline{CE} | Chip enable |
| \overline{WE} | Write enable |
| \overline{RE} | Read enable |
| CLE | Command latch enable |
| ALE | Address latch enable |
| \overline{WP} | Write protect |
| RY/BY | Ready/Busy |
| V_{CC} | Power supply |
| V_{SS} | Ground |
| NC | No Connection |

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| SYMBOL | RATING | VALUE | UNIT |
|---------------------|------------------------------|---|------|
| V _{CC} | Power Supply Voltage | -0.6 to 4.6 | V |
| V _{IN} | Input Voltage | -0.6 to 4.6 | V |
| V _{I/O} | Input /Output Voltage | -0.6 to V _{CC} + 0.3 (≤ 4.6 V) | V |
| P _D | Power Dissipation | 0.3 | W |
| T _{SOLDER} | Soldering Temperature (10 s) | 260 | °C |
| T _{STG} | Storage Temperature | -55 to 125 | °C |
| T _{OPR} | Operating Temperature | -40 to 85 | °C |

CAPACITANCE *(Ta = 25°C, f = 1 MHz)

| SYMBOL | PARAMETER | CONDITION | MIN | MAX | UNIT |
|------------------|-----------|------------------------|-----|-----|------|
| C _{IN} | Input | V _{IN} = 0 V | — | 10 | pF |
| C _{OUT} | Output | V _{OUT} = 0 V | — | 10 | pF |

* This parameter is periodically sampled and is not tested for every device.

VALID BLOCKS

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT |
|-----------------|------------------------|------|------|------|--------|
| N _{VB} | Number of Valid Blocks | 2008 | — | 2048 | Blocks |

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime

The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.

RECOMMENDED DC OPERATING CONDITIONS

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT |
|-----------------|--------------------------|-----------------------|------|-----------------------|------|
| V _{CC} | Power Supply Voltage | 2.7 | — | 3.6 | V |
| V _{IH} | High Level input Voltage | V _{CC} x 0.8 | — | V _{CC} + 0.3 | V |
| V _{IL} | Low Level Input Voltage | -0.3* | — | V _{CC} x 0.2 | V |

* -2 V (pulse width lower than 20 ns)

DC CHARACTERISTICS (Ta = -40 to 85°C, V_{CC} = 2.7 to 3.6V)

| SYMBOL | PARAMETER | CONDITION | MIN | TYP. | MAX | UNIT |
|---|---|--|-----------------------|------|-----|------|
| I _{IL} | Input Leakage Current | V _{IN} = 0 V to V _{CC} | — | — | ±10 | μA |
| I _{LO} | Output Leakage Current | V _{OUT} = 0 V to V _{CC} | — | — | ±10 | μA |
| I _{CCO1} | Serial Read Current | $\overline{CE} = V_{IL}$, I _{OUT} = 0 mA, t _{cycle} = 25 ns | — | — | 30 | mA |
| I _{CCO2} | Programming Current | — | — | — | 30 | mA |
| I _{CCO3} | Erasing Current | — | — | — | 30 | mA |
| I _{CCS} | Standby Current | $\overline{CE} = V_{CC} - 0.2 V$, $\overline{WP} = 0 V/V_{CC}$ | — | — | 50 | μA |
| V _{OH} | High Level Output Voltage | I _{OH} = -0.1 mA | V _{CC} - 0.2 | — | — | V |
| V _{OL} | Low Level Output Voltage | I _{OL} = 0.1 mA | — | — | 0.2 | V |
| I _{OL} (RY/ \overline{BY}) | Output current of RY/ \overline{BY} pin | V _{OL} = 0.2 V | — | 4 | — | mA |

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(Ta = -40 to 85°C, VCC = 2.7 to 3.6V)

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|----------------------|--|-----|------------|------|
| t _{CLS} | CLE Setup Time | 12 | — | ns |
| t _{CLH} | CLE Hold Time | 5 | — | ns |
| t _{CS} | \overline{CE} Setup Time | 20 | — | ns |
| t _{CH} | \overline{CE} Hold Time | 5 | — | ns |
| t _{WP} | Write Pulse Width | 12 | — | ns |
| t _{ALS} | ALE Setup Time | 12 | — | ns |
| t _{ALH} | ALE Hold Time | 5 | — | ns |
| t _{DS} | Data Setup Time | 12 | — | ns |
| t _{DH} | Data Hold Time | 5 | — | ns |
| t _{WC} | Write Cycle Time | 25 | — | ns |
| t _{WH} | \overline{WE} High Hold Time | 10 | — | ns |
| t _{WW} | \overline{WP} High to \overline{WE} Low | 100 | — | ns |
| t _{RR} | Ready to \overline{RE} Falling Edge | 20 | — | ns |
| t _{RW} | Ready to \overline{WE} Falling Edge | 20 | — | ns |
| t _{RP} | Read Pulse Width | 12 | — | ns |
| t _{RC} | Read Cycle Time | 25 | — | ns |
| t _{REA} | \overline{RE} Access Time | — | 20 | ns |
| t _{CEA} | \overline{CE} Access Time | — | 25 | ns |
| t _{CLR} | CLE Low to \overline{RE} Low | 10 | — | ns |
| t _{AR} | ALE Low to \overline{RE} Low | 10 | — | ns |
| t _{RHOH} | \overline{RE} High to Output Hold Time | 25 | — | ns |
| t _{RLOH} | \overline{RE} Low to Output Hold Time | 5 | — | ns |
| t _{RHZ} | \overline{RE} High to Output High Impedance | — | 60 | ns |
| t _{CHZ} | \overline{CE} High to Output High Impedance | — | 20 | ns |
| t _{CSD} | \overline{CE} High to ALE or CLE Don't Care | 0 | — | ns |
| t _{REH} | \overline{RE} High Hold Time | 10 | — | ns |
| t _{IR} | Output-High-impedance-to- \overline{RE} Falling Edge | 0 | — | ns |
| t _{RHW} | \overline{RE} High to \overline{WE} Low | 30 | — | ns |
| t _{WHC} | \overline{WE} High to \overline{CE} Low | 30 | — | ns |
| t _{WHR} | \overline{WE} High to \overline{RE} Low | 60 | — | ns |
| t _R | Memory Cell Array to Starting Address | — | 25 | μs |
| t _{DCBSYR1} | Data Cache Busy in Read Cache (following 31h and 3Fh) | — | 25 | μs |
| t _{DCBSYR2} | Data Cache Busy in Page Copy (following 3Ah) | — | 30 | μs |
| t _{WB} | \overline{WE} High to Busy | — | 100 | ns |
| t _{RST} | Device Reset Time (Ready/Read/Program/Erase) | — | 5/5/10/500 | μs |

*1: t_{CLS} and t_{ALS} can not be shorter than t_{WP}

*2: t_{CS} should be longer than t_{WP} + 8ns.

AC TEST CONDITIONS

| PARAMETER | CONDITION |
|--------------------------------|---------------------------------|
| | V_{CC} : 2.7 to 3.6V |
| Input level | $V_{CC} - 0.2\text{ V}$, 0.2 V |
| Input pulse rise and fall time | 3 ns |
| Input comparison level | $V_{CC} / 2$ |
| Output data comparison level | $V_{CC} / 2$ |
| Output load | C_L (50 pF) + 1 TTL |

Note: Busy to ready time depends on the pull-up resistor tied to the $\overline{RY}/\overline{BY}$ pin.
(Refer to Application Note (9) toward the end of this document.)

PROGRAMMING AND ERASING CHARACTERISTICS

($T_a = -40$ to 85°C , $V_{CC} = 2.7$ to 3.6V)

| SYMBOL | PARAMETER | MIN | TYP. | MAX | UNIT | NOTES |
|----------------------|---|-----|------|-----|---------------|-------|
| t_{PROG} | Average Programming Time | — | 300 | 700 | μs | |
| t_{DCBSYW1} | Data Cache Busy Time in Write Cache (following 11h) | — | — | 10 | μs | |
| t_{DCBSYW2} | Data Cache Busy Time in Write Cache (following 15h) | — | — | 700 | μs | (2) |
| N | Number of Partial Program Cycles in the Same Page | — | — | 4 | | (1) |
| t_{BERASE} | Block Erasing Time | — | 2.5 | 5 | ms | |

(1) Refer to Application Note (12) toward the end of this document.

(2) t_{DCBSYW2} depends on the timing between internal programming time and data in time.


Data Output

When t_{REH} is long, output buffers are disabled by $\overline{RE}=\text{High}$, and the hold time of data output depend on t_{RHOH} (25ns MIN). On this condition, waveforms look like normal serial read mode.


When t_{REH} is short, output buffers are not disabled by $\overline{RE}=\text{High}$, and the hold time of data output depend on t_{RLOH} (5ns MIN). On this condition, output buffers are disabled by the rising edge of \overline{CLE} , \overline{ALE} , \overline{CE} or falling edge of \overline{WE} , and waveforms look like Extended Data Output Mode.

TIMING DIAGRAMS


Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram




Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram



Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




*: 70h represents the hexadecimal number


Read Cycle Timing Diagram



Read Cycle Timing Diagram: When Interrupted by \overline{CE}



Read Cycle with Data Cache Timing Diagram (1/2)




* The column address will be reset to 0 by the 31h command input.

1

Continues to 1 of next page


Read Cycle with Data Cache Timing Diagram (2/2)



Make sure to terminate the operation with 3Fh command.


Continues from **1** of previous page

Column Address Change in Read Cycle Timing Diagram (1/2)




Continues to 1 of next page

Column Address Change in Read Cycle Timing Diagram (2/2)




Continues from 1 of previous page

Data Output Timing Diagram




Auto-Program Operation Timing Diagram



- : Do not input data while data is being output.
- : V_{IH} or V_{IL}

*) M: up to 2175 (byte input data for ×8 device).

Auto-Program Operation with Data Cache Timing Diagram (1/3)




CA0 to CA11 is 0 in this diagram.

1



Continues to 1 of next page

Auto-Program Operation with Data Cache Timing Diagram (2/3)




Continues from **1** of previous page

Continues to **2** of next page

-  : Do not input data while data is being output.
-  : V_{IH} or V_{IL}

Auto-Program Operation with Data Cache Timing Diagram (3/3)



2

Continues from [2] of previous page

(*1) t_{PROG} : Since the last page programming by 10h command is initiated after the previous cache program, the t_{PROG} during cache programming is given by the following equation.


$$t_{PROG} = t_{PROG} \text{ of the last page} + t_{PROG} \text{ of the previous page} - A$$

$$A = (\text{command input cycle} + \text{address input cycle} + \text{data input cycle time of the last page})$$

If "A" exceeds the t_{PROG} of previous page, t_{PROG} of the last page is $t_{PROG} \text{ max.}$

(Note) Make sure to terminate the operation with 80h-10h- command sequence.
 If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.


Multi-Page Program Operation with Data Cache Timing Diagram (1/4)



1

Continues to 1 of next page

Multi-Page Program Operation with Data Cache Timing Diagram (2/4)




Continues from **1** of previous page


Continues to **2** of next page

- : Do not input data while data is being output.
- : V_{IH} or V_{IL}

Multi-Page Program Operation with Data Cache Timing Diagram (3/4)



Multi-Page Program Operation with Data Cache Timing Diagram (4/4)



Continues from 3 of previous page

(*1) t_{PROG} : Since the last page programming by 10h command is initiated after the previous cache program, the t_{PROG} during cache programming is given by the following equation.


$$t_{PROG} = t_{PROG} \text{ of the last page} + t_{PROG} \text{ of the previous page} - A$$

A = (command input cycle + address input cycle + data input cycle time of the last page)

If "A" exceeds the t_{PROG} of previous page, t_{PROG} of the last page is $t_{PROG} \text{ max}$.

(Note) Make sure to terminate the operation with 81h-10h- command sequence. If the operation is terminated by 81h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.

Auto Block Erase Timing Diagram



Multi Block Erase Timing Diagram

