mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

4 GBIT (512M \times 8 BIT) CMOS NAND E^2PROM

DESCRIPTION

The TC58NYG2S0HBAI6 is a single 1.8V 4 Gbit (4,563,402,752 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as (4096 + 256) bytes \times 64 pages \times 2048blocks. The device has two 4352-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 4352-byte increments. The Erase operation is implemented in a single block unit (256 Kbytes + 16 Kbytes: 4352 bytes \times 64 pages).

The TC58NYG2S0HBAI6 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

FEATURES

Organization

	x8
Memory cell array	$4352\times 128K\times 8$
Register	4352 imes 8
Page size	4352 bytes
Block size	(256K + 16K) bytes

• Modes

Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read

- Mode control Serial input/output Command control
- Number of valid blocks Min 2008 blocks Max 2048 blocks
- Power supply $V_{CC} = 1.7V$ to 1.95V
- Access time Cell array to register 25 μs max Serial Read Cycle 25 ns min (CL=30pF)
- Program/Erase time Auto Page Program Auto Block Erase
 300 μs/page typ. 3.5 ms/block typ.
- Operating current Read (25 ns cycle) 30 mA max. Program (avg.) 30 mA max Erase (avg.) 30 mA max Standby 50 µA max
- Package P-VFBGA67-0608-0.80-001 (Weight: 0.095 g typ.)
- 8 bit ECC for each 512Byte is required.

PIN ASSIGNMENT (TOP VIEW)


	1	2	3	4	5	6	7	8
A	7	NC	NC			NC	NC	NC
В	NC	\overline{WP}	ALE	$V_{\rm SS}$	CE	WE	RY/BY	NC
С	NC	NC	RE	CLE	NC	NC	NC	NC
D		NC	NC	NC	NC	NC	NC	
Е		NC	NC	NC	NC	NC	NC	
F		NC	NC	NC	NC	NC	NC	
G		NC	I/O1	NC	NC	NC	V _{CC}	
Н	NC	NC	I/O2	NC	V _{CC}	I/O6	I/08	NC
J	NC	V_{SS}	I/O3	I/O4	I/O5	I/07	V_{SS}	NC
к	NC	NC	NC			NC	NC	NC

PIN NAMES

I/O1 to I/O8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
RY/BY	Ready/Busy
V _{CC}	Power supply
V _{SS}	Ground
NC	No Connection

TOSHIBA

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{CC}	Power Supply Voltage	-0.6 to 2.5	V
V _{IN}	Input Voltage	-0.6 to 2.5	V
V _{I/O}	Input /Output Voltage	-0.6 to V_{CC} + 0.3 $~(\leq 2.5~\text{V})$	V
PD	Power Dissipation	0.3	W
T _{SOLDER}	Soldering Temperature (10 s)	260	°C
T _{STG}	Storage Temperature	-55 to 125	°C
T _{OPR}	Operating Temperature	-40 to 85	°C

CAPACITANCE *(Ta = 25°C, f = 1 MHz)

SYMB0L	PARAMETER	CONDITION	MIN	MAX	UNIT
C _{IN}	Input	$V_{IN} = 0 \ V$	_	10	pF
C _{OUT}	Output	$V_{OUT} = 0 V$		10	pF

* This parameter is periodically sampled and is not tested for every device.

VALID BLOCKS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N _{VB}	Number of Valid Blocks	2008	_	2048	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document. The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime

The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V _{CC}	Power Supply Voltage	1.7	_	1.95	V
V _{IH}	High Level input Voltage	Vcc x 0.8	_	V _{CC} + 0.3	V
VIL	Low Level Input Voltage	-0.3*		Vcc x 0.2	V

* -2 V (pulse width lower than 20 ns)

DC CHARACTERISTICS (Ta = -40 to 85°C, V_{CC} = 1.7 to 1.95V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V$ to V_{CC}	—	_	±10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = 0 V$ to V_{CC}	_		±10	μA
I _{CCO1}	Serial Read Current	$\overline{CE} = V_{IL}, I_{OUT} = 0 \text{ mA}, \text{ tcycle} = 25 \text{ ns}$	_		30	mA
I _{CCO2}	Programming Current	—	_		30	mA
I _{CCO3}	Erasing Current	—	_		30	mA
I _{CCS}	Standby Current	$\overline{CE} = V_{CC} - 0.2 \text{ V}, \overline{WP} = 0 \text{ V/V}_{CC}$	_		50	μA
V _{OH}	High Level Output Voltage	I _{OH} = -0.1 mA	Vcc – 0.2	_	_	V
V _{OL}	Low Level Output Voltage	I _{OL} = 0.1 mA	_	_	0.2	V
I _{OL} (RY/BY)	Output current of RY/BY pin	V _{OL} = 0.2 V	_	4	_	mA

<u>AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS</u> (Ta = -40 to 85° C, V_{CC} = 1.7 to 1.95V)

SYMBOL	PARAMETER	MIN	MAX	UNIT
tCLS	CLE Setup Time	12	_	ns
t _{CLH}	CLE Hold Time	5	—	ns
tcs	CE Setup Time	20	—	ns
tсн	CE Hold Time	5	—	ns
twp	Write Pulse Width	12	—	ns
tals	ALE Setup Time	12	_	ns
talh	ALE Hold Time	5	_	ns
t _{DS}	Data Setup Time	12	_	ns
tDH	Data Hold Time	5	_	ns
twc	Write Cycle Time	25	—	ns
twH	WE High Hold Time	10		ns
tww	WP High to WE Low	100	_	ns
t _{RR}	Ready to RE Falling Edge	20		ns
t _{RW}	Ready to WE Falling Edge	20	_	ns
t _{RP}	Read Pulse Width	12		ns
tRC	Read Cycle Time	25	_	ns
tREA	RE Access Time		20	ns
tCEA	CE Access Time		25	ns
tCLR	CLE Low to RE Low	10	_	ns
t _{AR}	ALE Low to RE Low	10	—	ns
trhoh	RE High to Output Hold Time	25		ns
trloh	RE Low to Output Hold Time	5	_	ns
t _{RHZ}	RE High to Output High Impedance		60	ns
tснz	CE High to Output High Impedance	_	20	ns
tCSD	CE High to ALE or CLE Don't Care	0		ns
tREH	RE High Hold Time	10	_	ns
t _{IR}	Output-High-impedance-to- RE Falling Edge	0		ns
t _{RHW}	RE High to WE Low	30	_	ns
twнc	WE High to CE Low	30	_	ns
twhr	WE High to RE Low	60	_	ns
t _R	Memory Cell Array to Starting Address	_	25	μS
tDCBSYR1	Data Cache Busy in Read Cache (following 31h and 3Fh)	_	25	μS
tDCBSYR2	Data Cache Busy in Page Copy (following 3Ah)	_	30	μS
twB	WE High to Busy	_	100	ns
^t RST	Device Reset Time (Ready/Read/Program/Erase)		5/5/10/500	μS

*1: tCLS and tALS can not be shorter than tWP

*2: tCS should be longer than tWP + 8ns.

AC TEST CONDITIONS

PARAMETER	CONDITION
	V _{CC} : 1.7 to 1.95V
Input level	V _{CC} – 0.2 V, 0.2 V
Input pulse rise and fall time	3 ns
Input comparison level	Vcc / 2
Output data comparison level	Vcc / 2
Output load	C _L (30 pF) + 1 TTL

Note: Busy to ready time depends on the pull-up resistor tied to the RY/\overline{BY} pin. (Refer to Application Note (9) toward the end of this document.)

PROGRAMMING AND ERASING CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
^t PROG	Average Programming Time	_	300	700	μS	
tDCBSYW1	Data Cache Busy Time in Write Cache (following 11h)			10	μS	
tDCBSYW2	Data Cache Busy Time in Write Cache (following 15h)			700	μS	(2)
Ν	Number of Partial Program Cycles in the Same Page		_	4		(1)
t _{BERASE}	Block Erasing Time		3.5	10	ms	

 $(Ta = -40 \text{ to } 85^{\circ}\text{C}, V_{CC} = 1.7 \text{ to } 1.95\text{V})$

(1) Refer to Application Note (12) toward the end of this document.

(2) t_{DCBSYW2} depends on the timing between internal programming time and data in time.

Data Output


When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depend on tRHOH (25ns MIN). On this condition, waveforms look like normal serial read mode.

When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE,ALE,/CE or falling edge of /WE, and waveforms look like Extended Data Output Mode.


TOSHIBA

TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram




: VIH or VIL


Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram



Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




*: 70h represents the hexadecimal number

: V_{IH} or V_{IL}


Read Cycle Timing Diagram




Read Cycle Timing Diagram: When Interrupted by CE



Read Cycle with Data Cache Timing Diagram (1/2)




Read Cycle with Data Cache Timing Diagram (2/2)




TOSHIBA


Column Address Change in Read Cycle Timing Diagram (1/2)






Column Address Change in Read Cycle Timing Diagram (2/2)






Data Output Timing Diagram




Auto-Program Operation Timing Diagram



🛛 : V_{IH} or V_{IL}


*) M: up to 4351 (byte input data for $\times 8$ device).

Auto-Program Operation with Data Cache Timing Diagram (1/3)



Continues to 1 of next page

Auto-Program Operation with Data Cache Timing Diagram (2/3)




:

: Do not input data while data is being output.

:V_{IH} or V_{IL}


Auto-Program Operation with Data Cache Timing Diagram (3/3)



If "A" exceeds the tPROG of previous page, tPROG of the last page is tPROG max.


(Note) Make sure to terminate the operation with 80h-10h- command sequence. If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation. **TOSHIBA**

Multi-Page Program Operation with Data Cache Timing Diagram (1/4)



Continues to 1 of next page


Multi-Page Program Operation with Data Cache Timing Diagram (2/4)




: Do not input data while data is being output.

: V_{IH} or V_{IL}

Multi-Page Program Operation with Data Cache Timing Diagram (3/4)



Multi-Page Program Operation with Data Cache Timing Diagram (4/4)



Continues from 3 of previous page


(*1) t_{PROG}: Since the last page programming by 10h command is initiated after the previous cache program, the t_{PROG} during cache programming is given by the following equation.

 $t_{PROG} = t_{PROG}$ of the last page + t_{PROG} of the previous page – A A = (command input cycle + address input cycle + data input cycle time of the last page)

If "A" exceeds the tPROG of previous page, tPROG of the last page is tPROG max.

(Note) Make sure to terminate the operation with 81h-10h- command sequence. If the operation is terminated by 81h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.

Auto Block Erase Timing Diagram



Multi Block Erase Timing Diagram

