

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









N- and P-Channel Enhancement-Mode MOSFET Pair


Features

- · Integrated Gate-to-Source Resistor
- · Integrated Gate-to-Source Zener Diode
- · Low Threshold
- · Low On-Resistance
- · Low Input Capacitance
- · Fast Switching Speeds
- · Free from Secondary Breakdown
- · Low Input and Output Leakage
- Independent, Electrically Isolated N- and P-Channels
- 8-Lead Very Thin Plastic Dual Flat, No Lead, 6 x 5 mm VDFN Package

Applications

- · High-Voltage Pulser
- Amplifiers
- · Buffers
- · Piezoelectric Transducer Drivers
- · General-Purpose Line Drivers
- · Logic-Level Interfaces

Package Types




Description

The TC6321 consists of high-voltage, low-threshold N-channel and P-channel MOSFETs in an 8-Lead VDFN package. Both MOSFETs have integrated gate-to-source resistors and gate-to-source Zener diode clamps, which are desired for high-voltage pulser applications.


The TC6321 is a complimentary, high-speed, high-voltage, gate-clamped N- and P-channel MOSFET pair, which utilizes an advanced vertical DMOS structure and the well-proven silicon-gate manufacturing process. This combination produces a device with the power-handling capabilities of bipolar transistors and with the high-input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally-induced secondary breakdown.

Vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance and fast switching speeds are desired.

Typical Application Circuit



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Drain-to-Source Voltage	BV _{DSX}
Drain-to-Gate Voltage	
Operating and Storage Temperature	

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

N-CHANNEL DC AND AC ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $T_A = T_J$	= +25°C.					
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
DC Parameters (Note 1)						
Drain-to-Source Breakdown Voltage	BV _{DSS}	200	_	_	V	$V_{GS} = 0V, I_D = 2.0 \text{ mA}$
Gate Threshold Voltage	V _{GS(th)}	1.0	_	2.0	V	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{ mA}$
Change in V _{GS(th)} with Temperature	$\Delta V_{GS(th)}$	_	_	-4.5	mV/°C	V _{GS} = V _{DS} , I _D = 1.0 mA (Note 2)
Gate-to-Source Shunt Resistor	R_{GS}	10		50	kΩ	I _{GS} = 100 μA
Gate-to-Source Zener Voltage	VZ _{GS}	13.2		25	V	I _{GS} = 2 mA
Zero Gate Voltage Drain	-	_	_	10.0	μA	V _{DS} = 200V V _{GS} = 0V
Current	I _{DSS}	_		1.0	mA	$V_{DS} = 200V, V_{GS} = 0V$ $T_{J} = +125^{\circ}C$ (Note 2)
0 - 01-1 - 0 1	I _{D(ON)}	1.0	_	_	Α	V _{GS} = 4.5V, V _{DS} = 25V
On-State Drain Current		2.0				V _{GS} = 10V, V _{DS} = 25V
Static Drain-to-Source On-State	D	_	_	8.0	Ω	V_{GS} = 4.5V, I_{D} = 150 mA
Resistance	R _{DS(ON)}	_	_	7.0		$V_{GS} = 10V, I_D = 1.0A$
Change in R _{DS(ON)} with Temperature	$\Delta R_{DS(ON)}$	_	_	1.0	%/°C	V _{GS} = 4.5V, I _D = 150 mA (Note 2)
AC Parameters (Note 2)						
Forward Transconductance	G_{FS}	400	_	_	mmho	V_{GS} = 25V, I_{D} = 500 mA
Input Capacitance	C _{ISS}	_	_	110		
Common Source Output Capacitance	C _{OSS}	_	_	60	pF	V _{GS} = 0V V _{DS} = 25V f = 1.0 MHz
Reverse Transfer Capacitance	C _{RSS}	_		23		1.0 141112
Turn-On Delay Time	t _{d(ON)}	_	_	10		V _{GS} = 10V
Rise Time	t _r	_	_	15	ns	V _{DS} = 25V
Turn-Off Delay Time	t _{d(OFF)}	_	_	20	118	I _D = 1.0A
Fall Time	t _f	_	_	15		$R_{GEN} = 25\Omega$

Note 1: Unless otherwise stated, all DC parameters are 100% tested at +25°C. Pulse test: 300 μs pulse, 2% duty cycle.

^{2:} Specification is obtained by characterization and is not 100% tested.

N-CHANNEL DC AND AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise noted, $T_A = T_J = +25^{\circ}C$.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Diode Parameters						
Diode Forward Voltage Drop	V _{SD}	_	_	1.8	V	V _{GS} = 0V, I _{SD} = 500 mA (Note 1)
Reverse Recovery Time	t _{rr}	_	100	_	ns	$V_{GS} = 0V$, $I_{SD} = 500 \text{ mA}$ $d_{iF/dt} = 25 \text{ A/}\mu \text{ (Note 2)}$

Note 1: Unless otherwise stated, all DC parameters are 100% tested at +25°C. Pulse test: 300 μs pulse, 2% duty cycle.

P-CHANNEL DC AND AC ELECTRICAL CHARACTERISTICS

Unless otherwise noted, $T_A = T_J = +25^{\circ}C$.							
Parameter	Sym.	Min.	Тур.	Max.	Unit	Condition	
DC Parameters (Note 1)							
Drain-to-Source Breakdown Voltage	BV _{DSS}	-200	_		V	V_{GS} = 0V, I_D = -2.0 mA	
Gate Threshold Voltage	V _{GS(th)}	-1.0	_	-2.4	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{ mA}$	
Change in V _{GS(th)} with Temperature	$\Delta V_{GS(th)}$	_	_	4.5	mV/°C	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{ mA}$ (Note 2)	
Gate-to-Source Shunt Resistor	R_{GS}	10	_	50	kΩ	I _{GS} = 100 μA	
Gate-to-Source Zener Voltage	VZ_{GS}	13.2	_	25	V	$I_{GS} = -2 \text{ mA}$	
Zero Gate Voltage Drain		_		-10.0	μA	$V_{DS} = 200V, V_{GS} = 0V$	
Current	I _{DSS}		_	-1.0	mA	$V_{DS} = 200V, V_{GS} = 0V$ $T_{J} = +125^{\circ}C, (Note 2)$	
On-State Drain Current	I _{D(ON)}	-1.0	_	1	Α	$V_{GS} = -4.5V, V_{DS} = -25V$	
On-State Drain Current		-2.0	_	1		$V_{GS} = -10V, V_{DS} = -25V$	
Static Drain-to-Source On-State	P	_		10	Ω	$V_{GS} = -4.5V$, $I_D = -150$ mA	
Resistance	R _{DS(ON)}	_	_	8.0	52	$V_{GS} = -10V$, $I_D = -1.0A$	
Change in R _{DS(ON)} with Temperature	$\Delta R_{DS(ON)}$	_	_	1.0	%/°C	$V_{GS} = -25V, I_D = -200 \text{ mA}$ (Note 2)	
AC Parameters (Note 2)							
Forward Transconductance	G_{FS}	400		_	mmho	$V_{GS} = -25V$, $I_D = -500$ mA	
Input Capacitance	C _{ISS}	_		200			
Common Source Output Capacitance	C _{OSS}	_	_	55	pF	V _{GS} = 0V V _{DS} = -25V f = 1.0 MHz	
Reverse Transfer Capacitance	C _{RSS}	_	_	30		1 - 1.0 IVII IZ	
Turn-On Delay Time	t _{d(ON)}	_	_	10		V _{GS} = -10V	
Rise Time	t _r	_	_	15	ne	$V_{GS} = -10V$ $V_{DS} = -25V$	
Turn-Off Delay Time	t _{d(OFF)}	_		20	ns	I _D = -1.0A	
Fall Time	t _f	_	_	15		$R_{GEN} = 25\Omega$	

Note 1: Unless otherwise stated, all DC parameters are 100% tested at +25°C. Pulse test: 300 μs pulse, 2% duty cycle.

^{2:} Specification is obtained by characterization and is not 100% tested.

^{2:} Specification is obtained by characterization and is not 100% tested.

P-CHANNEL DC AND AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise noted, $T_A = T_J = +25^{\circ}C$.							
Parameter	Sym.	Min.	Тур.	Max.	Unit	Condition	
Diode Parameters							
Diode Forward Voltage Drop	V_{SD}	_		-1.8	V	V _{GS} = 0V, I _{SD} = -500 mA (Note 1)	
Reverse Recovery Time	t _{rr}	_	100	_	ns	$V_{GS} = 0V$, $I_{SD} = -500$ mA $d_{iF/dt} = -25$ A/ μ s (Note 2)	

Note 1: Unless otherwise stated, all DC parameters are 100% tested at +25°C. Pulse test: 300 μs pulse, 2% duty cycle.

2: Specification is obtained by characterization and is not 100% tested.

TEMPERATURE SPECIFICATIONS								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Operating Temperature	TJ	-4 0		+150	°C			
Storage Temperature	T _A	- 55		+175	°C			
Thermal Package Resistances								
Thermal Resistance,	$\theta_{\sf JC}$	_	1.43	_	°C/W			
6x5 mm VDFN-8LD	θ_{JA}	_	34.4		°C/W			

_		
	C_{C}	
	しっわってし	
	OUJE I	

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $T_A = T_J = 25$ °C.




FIGURE 2-1: N-Channel I_D vs. V_{DS} (Output Characteristics).




FIGURE 2-2: N-Channel On-Resistance vs. Temperature.




FIGURE 2-3: N-Channel I_D vs. V_{GS} .




FIGURE 2-4: P-Channel I_D vs. V_{DS} (Output Characteristics).




FIGURE 2-5: P-Channel On-Resistance vs. Temperature.




FIGURE 2-6: P-Channel I_D vs. V_{GS} .

Note: Unless otherwise indicated, $T_A = T_J = 25$ °C.




FIGURE 2-7: N-Channel On-Resistance vs. Drain Current.




FIGURE 2-8: N-Channel Capacitance vs. Drain-to-Source Voltage.




FIGURE 2-9: N-Channel $V_{GS(th)}$ vs. Temperature.




FIGURE 2-10: P-Channel On-Resistance vs. Drain Current.




FIGURE 2-11: P-Channel Capacitance vs. Drain-to-Source Voltage.




FIGURE 2-12: P-Channel $V_{GS(th)}$ vs. Temperature.

Note: Unless otherwise indicated, $T_A = T_J = 25$ °C.





FIGURE 2-13: Temperature.



P-Channel BV_{DSS} vs. **FIGURE 2-14:** Temperature.

3.0 PIN DESCRIPTION

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

TC6321 6x5 VDFN	Name	Description
1	SN	Source N-Channel
2	GN	Gate N-Channel
3	GP	Gate P-Channel
4	SP	Source P-Channel
5, 6	DP	Drain P-Channel
7,8	DN	Drain N-Channel
9	EP	Dual Exposed Thermal Pads

4.0 FUNCTIONAL DESCRIPTION

4.1 N-Channel Switching Waveforms and Test Circuit

Figure 4-1 shows the N-channel switching waveforms and test circuit.




FIGURE 4-1: N-Channel Switching Waveforms and Test Circuit.

4.2 P-Channel Switching Waveforms and Test Circuit

Figure 4-2 shows the P-channel switching waveforms and test circuit.




FIGURE 4-2: P-Channel Switching Waveforms and Test Circuit.

5.0 APPLICATION INFORMATION

The TC6321 N- and P-MOSFET pair is designed for a wide range of switching and amplifying applications where high-voltage, high-current drive and fast switching speeds are required, especially for medical ultrasound applications.

A typical application pairs the TC6321 with any of MD12xx, MD17xx, or MD18xx ultrasound family MOSFET Drivers in order to form a high-speed and high-voltage (+/–100V 2.5A) pulser circuit. Figure 5-1 illustrates the application circuit digram for a two level pulser.





FIGURE 5-1: TC6321 - Application Circuit Diagram.

6.0 PACKAGING INFORMATION

6.1 **Package Marking Information**

8-Lead VDFN (6 x 5 mm)





PIN 1

Customer-specific information Legend: XX...X

Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') WW

NNN Alphanumeric traceability code

Pb-free JEDEC® designator for Matte Tin (Sn) (e3)

This package is Pb-free. The Pb-free JEDEC designator (@3)


can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

8-Lead Very Thin Plastic Dual Flat, No Lead (9U) - 6x5 mm Body [VDFN] With Dual Exposed Pads


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-413A Sheet 1 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead (9U) - 6x5 mm Body [VDFN] With Dual Exposed Pads

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	6.00 BSC		
Exposed Pad Length (X2)	D2	2.25 2.35 2.45		
Overall Width	Е		5.00 BSC	
Exposed Pad Width (X2)	E2	3.15 3.25 3.35		
Terminal Width	b	0.35 0.40 0.4		0.45
Terminal Length	L 0.55 0.60 0.		0.65	
Terminal to Exposed Pad (X4)	K1	0.35 REF		
Terminal to Exposed Pad (X4)	K2	0.20 REF		
Molded Package Edge to Exposed Pad	K3		0.35 REF	
Exposed Pad to Exposed Pad	K4		0.60 REF	

Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-413A Sheet 2 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead (9U) - 6x5 mm Body [VDFN] With Dual Exposed Pads

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Optional Center Pad Width (X2)	X2			2.60
Optional Center Pad Length	Y2			3.25
Contact Pad Spacing	C1		4.80	
Contact Pad Width (X8)	X1	0.		0.45
Contact Pad Length (X8)	Y1	3.0		0.80
Contact Pad to Center Pad (X4)	G1	0.20		
Contact Pad to Center Pad (X4)	G2	0.35		
Center Pad to Center Pad	G3		0.35	
Thermal Via Diameter (X12)	V		0.33	
Thermal Via Pitch	EV1		1.20	
Thermal Via Offset	EV2		0.08	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2413A

APPENDIX A: REVISION HISTORY

Revision A (March 2017)

• Original Release of this Document.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>xx</u>	Examples:	
Device Tempe	rature Package	a) TC6321T-E/MQ:	Tape and Reel, Various temperature levels, 8-LD VDFN package
Device:	TC6321T: N- and P-Channel Enhancement-Mode MOSFET Pair, Tape and Reel		of these devices may require an nd-user certificate per SPI-43508.
Temperature:	V = -55°C to +175°C (Various temperature levels) (1)		
Package Type:	9U = Very Thin Plastic Dual Flat, No Lead, VDFN, 8-Lead, 6x5 mm Body, with Dual Exposed Pads		

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1396-7