# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# TC654/TC655

# Dual SMBus<sup>™</sup> PWM Fan Speed Controllers With Fan Fault Detection


#### Features:

- Temperature Proportional Fan Speed for Reduced Acoustic Noise and Longer Fan Life
- FanSense<sup>™</sup> Protects against Fan Failure and Eliminates the Need for 3-wire Fans
- Overtemperature Detection (TC655)
- Efficient PWM Fan Drive
- Provides RPM Data
- 2-Wire SMBus<sup>™</sup>-Compatible Interface
- Supports Any Fan Voltage
- Software Controlled Shutdown Mode for "Green"
   Systems
- Supports Low-Cost NTC/PTC Thermistors
- Space Saving 10-Pin MSOP Package
- Temperature Range: -40°C to +85°C

#### **Applications:**

- · Personal Computers and Servers
- LCD Projectors
- · Datacom and Telecom Equipment
- Fan Trays
- File Servers
- Workstations
- General Purpose Fan Speed Control

#### Package Type



#### **Description:**

The TC654 and TC655 are PWM mode fan speed controllers with FanSense technology for use with brushless DC fans. These devices implement temperature proportional fan speed control which lowers acoustic fan noise and increases fan life. The voltage at V<sub>IN</sub> (Pin 1) represents temperature and is typically provided by an external thermistor or voltage output temperature sensor. The PWM output (V<sub>OUT</sub>) is adjusted between 30% and 100%, based on the voltage at V<sub>IN</sub>. The PWM duty cycle can also be programmed via SMBus to allow fan speed control without the need for an external thermistor. If V<sub>IN</sub> is not connected, the TC654/TC655 will start driving the fan at a default duty cycle of 39.33%. See Section 4.3 "Fan Start-up" for more details.


In normal fan operation, pulse trains are present at SENSE1 (Pin 8) and SENSE2 (Pin 7). The TC654/ TC655 use these pulses to calculate the fan revolutions per minute (RPM). The fan RPM data is used to detect a worn out, stalled, open or unconnected fan. An RPM level below the user-programmable threshold causes the TC654/TC655 to assert a logic low alert signal (FAULT). The default threshold value is 500 RPM. Also, if this condition occurs, F1F (bit 0<0>) or F2F (bit 1<0>) in the Status Register will also be set to a '1'.

An over-temperature condition is indicated when the voltage at V<sub>IN</sub> exceeds 2.6V (typical). The TC654/TC655 devices indicate this by setting OTF(bit 5<X>) in the Status Register to a '1'. The TC655 device also pulls the FAULT line low during an over-temperature condition.

The TC654/TC655 devices are available in a 10-Pin MSOP package and consume 150  $\mu$ A during operation. The devices can also enter a low-power Shutdown mode (5  $\mu$ A, typ.) by setting the appropriate bit in the Configuration Register. The operating temperature range for these devices is -40°C to +85°C.

# TC654/TC655

# **Functional Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings \*

V <sub>DD</sub>	6.5V
Input Voltages	0.3V to (V <sub>DD</sub> + 0.3V)
Output Voltages	0.3V to (V <sub>DD</sub> + 0.3V)
Storage temperature	65°C to +150°C
Ambient temp. with power applied	40°C to +125°C
Maximum Junction Temperature, $T_J$	150°C
ESD protection on all pins	≥4 kV

\*Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# **PIN FUNCTION TABLE**

Name	Function
V <sub>IN</sub>	Analog Input
C <sub>F</sub>	Analog Output
SCLK	Serial Clock Input
SDA	Serial Data In/Out (Open Drain)
GND	Ground
FAULT	Digital (Open Drain) Output
SENSE2	Analog Input
SENSE1	Analog Input
V <sub>OUT</sub>	Digital Output
V <sub>DD</sub>	Power Supply Input

ELECTRICAL	SPECIFICATIONS
------------	----------------

Electrical Characteristics: Unless oth $-40^{\circ}C < T_A < +85^{\circ}C$ .	erwise noted	, all limits	are specif	ied for V <sub>DI</sub>	<sub>D</sub> = 3.0V	to 5.5V,
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V <sub>DD</sub>	3.0		5.5	V	
Operating Supply Current	I <sub>DD</sub>	_	150	300	μA	Pins 7, 8, 9 Open
Shutdown Mode Supply Current	IDDSHDN		5	10	μA	Pins 7, 8, 9 Open
V <sub>OUT</sub> PWM Output						·
V <sub>OUT</sub> Rise Time	t <sub>R</sub>	_	_	50	µsec	I <sub>OH</sub> = 5 mA, <b>Note 1</b>
V <sub>OUT</sub> Fall Time	t <sub>F</sub>	_	_	50	µsec	I <sub>OL</sub> = 1 mA, <b>Note 1</b>
Sink Current at V <sub>OUT</sub> Output	I <sub>OL</sub>	1.0	_	_	mA	$V_{OL} = 10\%$ of $V_{DD}$
Source Current at V <sub>OUT</sub> Output	I <sub>OH</sub>	5.0	—	—	mA	$V_{OH} = 80\%$ of $V_{DD}$
PWM Frequency	F	26	30	34	Hz	C <sub>F</sub> = 1 μF
V <sub>IN</sub> Input						•
V <sub>IN</sub> Input Voltage for 100% PWM duty-cycle	V <sub>C(MAX)</sub>	2.45	2.6	2.75	V	
V <sub>C(MAX)</sub> - V <sub>C(MIN)</sub>	V <sub>CRANGE</sub>	1.25	1.4	1.55	V	
V <sub>IN</sub> Input Resistance		_	10M	—	Ω	V <sub>DD</sub> = 5.0V
V <sub>IN</sub> Input Leakage Current	I <sub>IN</sub>	-1.0	_	+1.0	μA	
SENSE Input						•
SENSE Input Threshold Voltage with Respect to GND	V <sub>THSENSE</sub>	80	100	120	mV	
FAULT Output						•
FAULT Output LOW Voltage	V <sub>OL</sub>	_	—	0.3	V	I <sub>OL</sub> = 2.5 mA
FAULT Output Response Time	t <sub>FAULT</sub>	_	2.4	_	sec	
Fan RPM-to-Digital Output						
Fan RPM ERROR		-15		+15	%	RPM > 1600

**2:** For 5.0V >  $V_{DD} \le 5.5V$ , the limit for  $V_{IH} = 2.2V$ .

# **ELECTRICAL SPECIFICATIONS (CONTINUED)**

**Electrical Characteristics:** Unless otherwise noted, all limits are specified for  $V_{DD} = 3.0V$  to 5.5V,  $-40^{\circ}C < T_{A} < +85^{\circ}C$ .

$-40^{\circ}$ $C < I_{A} < +85^{\circ}$ $C$ .	-	-		-		
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
2-Wire Serial Bus Interface						
Logic Input High	V <sub>IH</sub>	2.1	—	—	V	Note 2
Logic Input Low	V <sub>IL</sub>	—	—	0.8	V	
Logic Output Low	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 3 mA
Input Capacitance SDA, SCLK	C <sub>IN</sub>	_	10	15	pF	Note 1
I/O Leakage Current	I <sub>LEAK</sub>	-1.0	—	+1.0	μΑ	
SDA Output Low Current	I <sub>OLSDA</sub>	6	_	—	mA	$V_{OL} = 0.6V$

Note 1: Not production tested, ensured by design, tested during characterization.

**2:** For  $5.0V > V_{DD} \le 5.5V$ , the limit for  $V_{IH} = 2.2V$ .

# **TEMPERATURE SPECIFICATIONS**

Electrical Characteristics: Unless oth	erwise noted,	all param	eters app	oly at V <sub>DD</sub>	= 3.0 V to 5	.5 V
Parameters	Symbol	Min	Тур	Max	Units	Conditions
Temperature Ranges						
Specified Temperature Range	T <sub>A</sub>	-40	—	+85	°C	
Operating Temperature Range	T <sub>A</sub>	-40	—	+125	°C	
Storage Temperature Range	T <sub>A</sub>	-65	—	+150	°C	
Thermal Package Resistances						
Thermal Resistance, 10 Pin MSOP	$\theta_{JA}$	_	113		°C/W	

# TIMING SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, all limits are specified for  $V_{DD} = 3.0V$  to 5.5V,<br/>-40°C <T<sub>A</sub> < +85°C</th>ParametersSympletersMaxUnless otherwise noted, all limits are specified for  $V_{DD} = 3.0V$  to 5.5V,<br/>-40°C <T<sub>A</sub> < +85°C</th>

Parameters	Sym	Min	Тур	Max	Units	Conditions
SMBus Interface (See Figure 1	<b>-1</b> )					
Serial Port Frequency	f <sub>SC</sub>	0	_	100	kHz	Note 1
Low Clock Period	t <sub>LOW</sub>	4.7	—		µsec	Note 1
High Clock Period	t <sub>HIGH</sub>	4.7	_	_	µsec	Note 1
SCLK and SDA Rise Time	t <sub>R</sub>	—	_	1000	nsec	Note 1
SCLK and SDA Fall Time	t <sub>F</sub>	—	—	300	nsec	Note 1
Start Condition Setup Time	t <sub>SU(START)</sub>	4.7	_	_	µsec	Note 1
SCLK Clock Period Time	t <sub>SC</sub>	10	_	_	µsec	Note 1
Start Condition Hold Time	t <sub>H(START)</sub>	4.0	—		µsec	Note 1
Data in SetupTime to SCLK High	t <sub>SU-DATA</sub>	250	—		nsec	Note 1
Data in Hold Time after SCLK Low	t <sub>h-data</sub>	300	—		nsec	Note 1
Stop Condition Setup Time	t <sub>SU(STOP)</sub>	4.0		_	µsec	Note 1
Bus Free Time Prior to New Transition	t <sub>IDLE</sub>	4.7	—		µsec	Note 1 and Note 2

**Note 1:** Not production tested, ensured by design, tested during characterization.

2: Time the bus must be free before a new transmission can start.

# TC654/TC655






FIGURE 1-1:

Bus Timing Data.

# 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.











FIGURE 2-8:

V<sub>CMAX</sub> vs. Temperature.





**FIGURE 2-10:** RPM %error vs. Temperature.



**FIGURE 2-11:** Sense Threshold (V<sub>THSENSE</sub>) Hysteresis vs. Temperature.




FIGURE 2-12:SDA, SCLK Hysteresis vs.Temperature.

# 3.0 PIN FUNCTIONS

The descriptions of the pins are listed in Table 3-1.

#### TABLE 3-1: PIN FUNCTION TABLE

Name	Function
V <sub>IN</sub>	Analog Input
C <sub>F</sub>	Analog Output
SCLK	Serial Clock Input
SDA	Serial Data In/Out (Open Drain)
GND	Ground
FAULT	Digital (Open Drain) Output
SENSE2	Analog Input
SENSE1	Analog Input
V <sub>OUT</sub>	Digital Output
V <sub>DD</sub>	Power Supply Input

# 3.1 Analog Input (V<sub>IN</sub>)

A voltage range of 1.62V to 2.6V (typical) on this pin drives an active duty-cycle of 30% to 100% on the  $V_{OUT}\,\text{pin}.$ 

# 3.2 Analog Output (C<sub>F</sub>)

Positive terminal for the PWM ramp generator timing capacitor. The recommended  $C_F$  is 1  $\mu F$  for 30 Hz PWM operation.

#### 3.3 SMBus Serial Clock Input (SCLK)

Clocks data into and out of the TC654/TC655. See **Section 5.0 "Serial Communication**" for more information on the serial interface.

#### 3.4 Serial Data (Bi-directional) (SDA)

Serial data is transferred on the SMBus in both directions using this pin. See Section 5.0 "Serial Communication" for more information on the serial interface.

# 3.5 <u>Digital (</u>Open Drain) Output (FAULT)

When the fan's RPM falls below the user-set RPM threshold (or OTF occurs with TC655), a logic low signal is asserted.

# 3.6 Analog Input (SENSE2)

Fan current pulses are detected at this pin. These pulses are counted and used in the calculation of the Fan 2 RPM.

# 3.7 Analog Input (SENSE1)

Fan current pulses are detected at this pin. These pulses are counted and used in the calculation of the Fan 1 RPM.

# 3.8 Digital Output (V<sub>OUT</sub>)

This active high complimentary output drives the base of an external transistor or the gate of a MOSFET.

# 3.9 Power Supply Input (V<sub>DD</sub>)

The  $V_{DD}$  pin with respect to GND provides power to the device. This bias supply voltage may be independent of the fan power supply.

# 4.0 DEVICE OPERATION

The TC654 and TC655 devices allow you to control, monitor and communicate (via SMBus) fan speed for 2-wire and 3-wire DC brushless fans. By pulse-width modulating (PWM) the voltage across the fan, the TC654/TC655 controls fan speed according to the system temperature. The goal of temperature proportional fan speed control is to reduce fan power consumption, increase fan life and reduce system acoustic noise. With the TC654 and TC655 devices, fan speed can be controlled by the analog input V<sub>IN</sub> or the SMBus interface, allowing for high system flexibility.

The TC654 and TC655 also measure and monitor fan revolutions per minute (RPM). A fan's speed (RPM) is a measure of its health. As a fan's bearings wear out, the fan slows down and eventually stops (locked rotor). By monitoring the fan's RPM level, the TC654/TC655 devices can detect open, shorted, unconnected and locked rotor fan conditions. The fan speed threshold can be set to provide a predictive fan failure feature. This feature can be used to give a system warning and, in many cases, help to avoid a system thermal shutdown condition. The fan RPM data and threshold registers are available over the SMBus interface which allows for complete system control.

The TC654/TC655 devices are identical in every aspect except for how they indicate an over-temperature condition. When  $V_{IN}$  voltage exceeds 2.6V (typical), both devices will set OTF (bit 5<X>) in the Status Register to a '1'. The TC655 will additionally pull the FAULT output low during an over-temperature condition.




FIGURE 4-1: Typical Application Circuit.

# 4.1 Fan Speed Control Methods

The speed of a DC brushless fan is proportional to the voltage across it. For example, if a fan's rating is 5000 RPM at 12V, it's speed would be 2500 RPM at 6V. This, of course, will not be exact, but should be close.

There are two main methods for fan speed control. The first is pulse width modulation (PWM) and the second is linear. Using either method the total system power requirement to run the fan is equal. The difference between the two methods is where the power is consumed.

The following example compares the two methods for a 12V, 120 mA fan running at 50% speed. With 6V applied across the fan, the fan draws an average current of 68 mA. Using a linear control method, there are 6V across the fan and 6V across the drive element. With 6V and 68 mA, the drive element is dissipating 410 mW of power. Using the PWM approach, the fan is modulated at a 50% duty cycle, with most of the 12V being dropped across the fan. With 50% duty cycle, the fan draws an RMS current of 110 mA and an average current of 72 mA. Using a MOSFET with a 1 Ω RDS(on) (a fairly typical value for this low current) the power dissipation in the drive element would be: 12 mW (Irms<sup>2</sup> \* RDS(on)). Using a standard 2N2222A NPN transistor (assuming a Vce-sat of 0.8V), the power dissipation would be 58 mW (lavg\* Vce-sat).

The PWM approach to fan speed control causes much less power dissipation in the drive element. This allows smaller devices to be used and will not require any special heatsinking to get rid of the power being dissipated in the package.

The other advantage to the PWM approach is that the voltage being applied to the fan is always near 12V. This eliminates any concern about not supplying a high enough voltage to run the internal fan components, which is very relevant in linear fan speed control.

#### 4.2 PWM Fan Speed Control

The TC654 and TC655 devices implement PWM fan speed control by varying the duty cycle of a fixed frequency pulse train. The duty cycle of a waveform is the on time divided by the total period of the pulse. For example, given a 100 Hz waveform (10 msec.) with an on time of 5.0 msec, the duty cycle of this waveform is 50% (5.0 msec/10.0 msec). An example of this is illustrated in Figure 4-2.





FIGURE 4-2:Duty Cycle Of A PWMWaveform.

The TC654 and TC655 generate a pulse train with a typical frequency of 30 Hz ( $C_F = 1 \mu F$ ). The duty cycle can be varied from 30% to 100%. The pulse train generated by the TC654/TC655 devices drives the gate of an external N-channel MOSFET or the base of an NPN transistor (Figure 4-3). See Section 7.5 "Output Drive Device Selection" for more information on output drive device selection.





By modulating the voltage applied to the gate of the MOSFET Qdrive, the voltage applied to the fan is also modulated. When the  $V_{OUT}$  pulse is high, the gate of the MOSFET is turned on, pulling the voltage at the drain of Qdrive to 0V. This places the full 12V across the fan for the Ton period of the pulse. When the duty cycle of the drive pulse is 100% (full on, Ton = T), the fan will run at full speed. As the duty cycle is decreased (pulse on time "Ton" is lowered), the fan will slow down proportionally. With the TC654 and TC655 devices, the duty cycle can be controlled through the analog input pin (V<sub>IN</sub>) or through the SMBus interface by using the Duty-Cycle Register. See Section 4.5 "Duty Cycle Control (V<sub>IN</sub> and Duty-Cycle Register)" for more details on duty cycle control.

# 4.3 Fan Start-up

Often overlooked in fan speed control is the actual start-up control period. When starting a fan from a nonoperating condition (fan speed is zero RPM), the desired PWM duty cycle or average fan voltage can not be applied immediately. Since the fan is at a rest position, the fan's inertia must be overcome to get it started. The best way to accomplish this is to apply the full rated voltage to the fan for one second. This will ensure that in all operating environments, the fan will start and operate properly.

The TC654 and TC655 devices implement this fan control feature without any user programming. During a power-up or release from shutdown condition, the TC654 and TC655 devices force the V<sub>OUT</sub> output to a 100% duty cycle, turning the fan full on for one second  $(C_F = 1 \mu F)$ . Once the one second period is over, the TC654/TC655 devices will look to see if SMBus or VIN control has been selected in the Configuration Register (DUTYC bit 5<0>). Based on this register, the device will choose which input will control the V<sub>OUT</sub> duty cycle. Duty cycle control based on  $V_{IN}$  is the default state. If V<sub>IN</sub> control is selected and the V<sub>IN</sub> pin is open (nothing is connected to the V<sub>IN</sub> pin), then the TC654/TC655 will default to a duty cycle of 39.33%. This sequence is shown in Figure 4-4. This integrated one second startup feature will ensure the fan starts-up every time.




FIGURE 4-4: Pow

Power-Up Flow Chart.

# 4.4 PWM Drive Frequency (C<sub>F</sub>)


As previously discussed, the TC654 and TC655 devices operate with a fixed PWM frequency. The frequency of the PWM drive output ( $V_{OUT}$ ) is set by a capacitor at the  $C_F$  pin. With a 1  $\mu$ F capacitor at the  $C_F$  pin, the typical drive frequency is 30 Hz. This frequency can be raised, by decreasing the capacitor value, or lowered, by increasing the capacitor value. The relationship between the capacitor value and the PWM fre-

quency is linear. If a frequency of 15 Hz is desired, a capacitor value of 2.0  $\mu$ F should be used. The frequency should be kept in the range of 15 Hz to 35 Hz. See **Section 7.2 "Setting the PWM Frequency**" for more details.

# 4.5 Duty Cycle Control (V<sub>IN</sub> and Duty-Cycle Register)

The duty cycle of the V<sub>OUT</sub> PWM drive signal can be controlled by either the V<sub>IN</sub> analog input pin or by the Duty-Cycle Register, which is accessible via the SMBus interface. The control method is selectable via DUTYC (bit 5<0>) of the Configuration Register. The default state is for V<sub>IN</sub> control. If V<sub>IN</sub> control is selected and the V<sub>IN</sub> pin is open, the PWM duty cycle will default to 39.33%. The duty cycle control method can be changed at any time via the SMBus interface.


 $V_{\rm IN}$  is an analog input pin. A voltage in the range of 1.62V to 2.6V (typical) at this pin commands a 30% to 100% duty cycle on the  $V_{\rm OUT}$  output, respectively. If the voltage at  $V_{\rm IN}$  falls below the 1.62V level, the duty cycle will not go below 30%. The relationship between the voltage at  $V_{\rm IN}$  and the PWM duty cycle is shown in Figure 4-5.



**FIGURE 4-5:** PWM Duty Cycle vs. V<sub>IN</sub> Voltage (Typical).

For the TC655 device, if the voltage at  $V_{IN}$  exceeds the 2.6V (typical) level, an over-temperature fault indication will be given by asserting a low at the FAULT output and setting OTF (bit 5<X>) in the Status Register to a '1'.

A thermistor network or any other voltage output thermal sensor can be used to provide the voltage to the  $V_{IN}$  input. The voltage supplied to the  $V_{IN}$  pin can actually be thought of as a temperature. For example, the circuit shown in Figure 4-6 represents a typical solution for a thermistor based temperature sensing network. See Section 7.3 "Temperature Sensor Design" for more details.





NTC Thermistor Sensor

The second method for controlling the duty cycle of the PWM output ( $V_{OUT}$ ) is via the SMBus interface. In order to control the PWM duty cycle via the SMBus, DUTYC (bit 5<0>) of the Configuration Register (Register 6.3) must be set to a '1'. This tells the TC654/TC655 device that the duty cycle should be controlled by the Duty Cycle Register. Next, the Duty Cycle Register must be programmed to the desired value. The Duty Cycle Register is a 4 Bit read/write register that allows duty cycles from 30% to 100% to be programmed. Table 4-1 shows the binary codes for each possible duty cycle.

#### TABLE 4-1: DUTY-CYCLE REGISTER (DUTY-CYCLE) 4-BITS, READ/WRITE

	Duty	-Cycle R	legister	(Duty Cycle)
D(3)	D(2)	D(1)	D(0)	Duty-Cycle
0	0	0	0	30%
0	0	0	1	34.67%
0	0	1	0	39.33% (default for V <sub>IN</sub> open and when SMBus is not selected)
0	0	1	1	44%
0	1	0	0	48.67%
0	1	0	1	53.33%
0	1	1	0	58%
0	1	1	1	62.67%
1	0	0	0	67.33%
1	0	0	1	72%
1	0	1	0	76.67%
1	0	1	1	81.33%
1	1	0	0	86%
1	1	0	1	90.67%
1	1	1	0	95.33%
1	1	1	1	100%

This method of control allows for more sophisticated algorithms to be implemented by utilizing microcontrollers or microprocessors in the system. In this way, multiple system temperatures can be taken into account for determining the necessary fan speed.

As shown in Table 4-1, the duty cycle has more of a step function look than did the  $V_{\rm IN}$  control approach. Because the step changes in duty cycle are small, they are rarely audibly noticeable, especially when the fans are integrated into the system.

# 4.6 PWM Output (V<sub>OUT</sub>)

The V<sub>OUT</sub> pin is designed to drive two low-cost NPN transistors or N-channel MOSFETs as the low side power switching elements in the system as is shown in Figure 4-7. These switching elements are used to turn the fans on and off at the PWM duty cycle commanded by the V<sub>OUT</sub> output.

This output has complementary drive (pull up and pull down) and is optimized for driving NPN transistors or N-channel MOSFETs (see Section 2.0 "Typical Performance CURVES" for sink and source current capability of the  $V_{OUT}$  drive stage).

The external device needs to be chosen to fit the voltage and current rating of the fan in a particular application (Refer to Section 7.5 "Output Drive Device Selection" Output Drive Device Selection). NPN transistors are often a good choice for low-current fans. If a NPN transistor is chosen, a base current-limiting resistor should be used. When using a MOSFET as the switching element, it is sometimes a good idea to have a gate resistor to help slow down the turn on and turn off of the MOSFET. As with any switching waveform, fast rising and falling edges can sometimes lead to noise problems.

As previously stated, the V<sub>OUT</sub> output will go to 100% duty cycle during power-up and release from shutdown conditions. The V<sub>OUT</sub> output only shuts down when commanded to do so via the Configuration Register (SDM (bit 0<0>)). Even when a locked rotor condition is detected, the V<sub>OUT</sub> output will continue to pulse at the programmed duty cycle.

# 4.7 Sensing Fan Operation (SENSE1 & SENSE2)

The TC654 and TC655 also feature Microchip's proprietary FanSense technology. During normal fan operation, commutation occurs as each pole of the fan is energized. The fan current pulses created by the fan commutation are sensed using low value current sense resistors in the ground return leg of the fan circuit. The voltage pulses across the sense resistor are then AC coupled through capacitors to the SENSE pins of the TC654/TC655 device. These pulses are utilized for calculating the RPM of the individual fans. The threshold voltage for the SENSE pins is 100 mV (typical). The peak of the voltage pulse at the SENSE pins must exceed the 100 mV (typical) threshold in order for the pulse to be counted in the fan RPM measurement.

See Section 7.4 "FanSense Network (R<sub>SENSE</sub> & C<sub>SENSE</sub>)" for more details on selecting the appropriate current sense resistor and coupling capacitor values.




FIGURE 4-7: Fan Current Sensing.

By selecting F1PPR (bits 2-1<01>) and F2PPR (bits 4-3<01>) in the Configuration Register, the TC654 and TC655 can be programmed to calculate RPM data for fans with 1, 2, 4 or 8 current pulses per rotation. The default state assumes a fan with 2 pulses per rotation.

The measured RPM data is then stored in the RPM-OUTPUT1 (RPM1, for SENSE1 input) and RPM-OUT-PUT2 (RPM2, for SENSE2 input) Registers. These registers are 9-Bit Read-Only registers which store RPM data with 25 RPM resolution. By setting RES (bit 6<0>) of the Configuration Register to a '1', the RPM data can be read with 25 RPM resolution. If this Bit is left in the default state of '0', the RPM data will only be readable with resolution of 50 RPMs, which represents 8-Bit data.

The maximum fan RPM reading is 12775 RPM. If this value is exceeded, counter overflow bits in the Status Register are set. R1CO (bit 3<0>) and R2CO (bit 4<0>) in the Status Register represent the RPM1 and RPM2 counter overflow bits for the RPM1 and RPM2 registers, respectively. These bits will automatically be reset to zero if the fan RPM reading has been below the maximum value of 12775 RPM for 2.4 seconds.

See Table 6-1 for RPM1, RPM2 and Status Register command byte assignments.

# 4.8 Fan Fault T<u>hresho</u>ld and Indication (FAULT)

For the TC654 and TC655 devices, a fault condition exists whenever a fan's sensed RPM level falls below the user programmable threshold. The RPM threshold values for fan fault detection are set in the FAN\_-FAULT1 and FAN\_FAULT2 Registers (8-bit, read/write).

The RPM threshold represents the fan speed at which the TC654/TC655 devices will indicate a fan fault. This threshold can be set at lower levels to indicate fan locked rotor conditions or set to higher levels to give indications for predictive fan failure. It is recommended that the RPM threshold be at least 10% lower than the minimum fan speed which occurs at the lowest duty cycle set point. The default value for the fan RPM thresholds is 500 RPM. If the fan's sensed RPM is less than the fan fault threshold for 2.4 seconds (typical), a fan fault condition is indicated.

When a fault condition due to low fan RPM occurs, a logic low is asserted at the FAULT output. F1F (bit 0<0>) and F2F (bit 1<0>) in the Status Register are set to '1' for respective low RPM levels on the SENSE1 and SENSE2 inputs. The FAULT output and the fault bits in the Status Register can be reset by setting FFCLR (bit 7<0>) in the Configuration Register to a '1'.

For the TC655 device, a fault condition is also indicated when an Over-Temperature Fault condition occurs. This condition occurs when the  $V_{OUT}$  duty cycle exceeds the 100% value indicating that no additional cooling capability is available. For this condition, a logic low is asserted at the FAULT output and OTF (bit 5<X>) of the Status Register, the over-temperature fault indicator, is set to a '1' (The TC654 also indicates an overtemperature condition via the OTF bit in the status register). If the duty cycle then decreases below 100%, the FAULT output will be released and OTF (bit 5<X>) of the Status Register will be reset to '0'.

# 4.9 Low-Power Shutdown Mode

Some applications may have operating conditions where fan cooling is not required as a result of low ambient temperature or light system load. During these times it may be desirable to shut the fans down to save power and reduce system noise.

The TC654/TC655 devices can be put into a low-power Shutdown mode by setting SDM (bit 0<0>) in the Configuration register to a '1' (this bit is the shutdown bit). When the TC654/TC655 devices are in Shutdown mode, all functions except for the SMBus interface are suspended. During this mode of operation, the TC654 and TC655 devices will draw a typical supply current of only 5  $\mu$ A. Normal operation will resume as soon as Bit 0 in the Configuration Register is reset to '0'. When the TC654/TC655 devices are brought out of a Shutdown mode by resetting SDM (bit 0<0>) in the Configuration Register, all of the registers (except for the Configuration and FAN\_FAULT1 and 2 registers) assume their default power-up states. The Configuration Register and the FAN\_FAULT1 and 2 Registers maintain the states they were in prior to the device being put into the Shutdown mode. Since these are the registers which control the parts operation, the part does not have to be reprogrammed for operation when it comes out of Shutdown mode.

### 4.10 SMBus Interface (SCLK & SDA)

The TC654/TC655 feature an industry-standard, 2-wire serial interface with factory-set addresses. By communicating with the TC654/TC655 device registers, functions like PWM duty cycle, low-power Shutdown mode and fan RPM threshold can be controlled. Critical information, such as fan fault, over-temperature and fan RPM, can also be obtained via the device data registers. The available data and control registers make the TC654/TC655 devices very flexible and easy to use. All of the available registers are detailed in Section 6.0 "Register Set".

# 4.11 SMBus Slave Address

The slave address of the TC654/TC655 is 0011 011 and is fixed. This address is different from industrystandard digital temperature sensors (like TCN75) and, therefore, allows the TC654/TC655 to be utilized in systems in conjunction with these components. Please contact Microchip Technology Inc. if alternate addresses are required.

# 5.0 SERIAL COMMUNICATION

#### 5.1 SMBus 2-Wire Interface

The Serial Clock Input (SCLK) and the bi-directional data port (SDA) form a 2-wire bi-directional serial port for communicating with the TC654/TC655. The following bus protocols have been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following Serial Bus conventions have been defined.

# TABLE 5-1:TC654/TC655 SERIAL BUS<br/>CONVENTIONS

Term	Description
Transmitter	The device sending data to the bus.
Receiver	The device receiving data from the bus.
Master	The device which controls the bus: ini- tiating transfers (Start), generating the clock and terminating transfers (Stop).
Slave	The device addressed by the master.
Start	A unique condition signaling the beginning of a transfer indicated by SDA falling (High to Low) while SCLK is high.
Stop	A unique condition signaling the end of a transfer indicated by SDA rising (Low to High) while SCLK is high.
ACK	A Receiver acknowledges the receipt of each byte with this unique condi- tion. The Receiver pulls SDA low during SCLK high of the ACK clock- pulse. The Master provides the clock pulse for the ACK cycle.
Busy	Communication is not possible because the bus is in use.
NOT Busy	When the bus is idle, both SDA and SCLK will remain high.
Data Valid	The state of SDA must remain stable during the high period of SCLK in order for a data bit to be considered valid. SDA only changes state while SCLK is low during normal data trans- fers. (See Start and Stop conditions)

#### 5.1.1 DATA TRANSFER

The TC654/TC655 support a bi-directional 2-Wire bus and data transmission protocol. The serial protocol sequencing is illustrated in Figure 1-1. Data transfers are initiated by a Start condition (Start), followed by a device address byte and one or more data bytes. The device address byte includes a Read/Write selection bit. Each access must be terminated by a Stop Condition (Stop). A convention call Acknowledge (ACK) confirms the receipt of each byte. Note that SDA can only change during periods when SCLK is low (SDA changes while SCLK is high are reserved for Start and Stop conditions). All bytes are transferred MSB (most significant bit) first.

#### 5.1.2 MASTER/SLAVE

The device that sends data onto the bus is the transmitter and the device receiving data is the receiver. The bus is controlled by a master device which generates the serial clock (SCLK), controls the bus access and generates the Start and Stop conditions. The TC654/ TC655 always work as a slave device. Both master and slave devices can operate as either transmitter or receiver, but the master device determines which mode is activated.

#### 5.1.3 START CONDITION (START)

A high-to-low transition of the SDA line while the clock (SCLK) is high determines a Start condition. All commands must be preceded by a Start condition.

#### 5.1.4 ADDRESS BYTE

Immediately following the Start Condition, the host must transmit the address byte to the TC654/TC655. The 7-bit SMBus address for the TC654/TC655 is 0011 011. The 7-bit address transmitted in the serial bit stream must match for the TC654/TC655 to respond with an Acknowledge (indicating the TC654/TC655 is on the bus and ready to accept data). The eighth bit in the Address Byte is a Read-Write Bit. This bit is a '1' for a read operation or '0' for a write operation. During the first phase of any transfer, this bit will be set = 0 to indicate that the command byte is being written.

#### 5.1.5 STOP CONDITION (STOP)

A low-to-high transition of the SDA line while the clock (SCLK) is high determines a Stop condition. All operations must be ended with a Stop condition.

#### 5.1.6 DATA VALID

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is unlimited.

#### 5.1.7 ACKNOWLEDGE (ACK)

Each receiving device, when addressed, is obliged to generate an acknowledge bit after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Setup and hold times must be taken into account. During reads, a master device must signal an end of data to the slave by not generating an acknowledge bit on the

last byte that has been clocked out of the slave. In this case, the slave (TC654/TC655) will leave the data line high to enable the master device to generate the Stop condition.

#### 5.2 SMBus Protocols

The TC654/TC655 devices communicate with three standard SMBus protocols. These are the write byte, read byte and receive byte. The receive byte is a shortened method for reading from, or writing to, a register which had been selected by the previous read or write command. These transmission protocols are shown in Figures 5-1, 5-2 and 5-3.

S	ADDRESS	WR	ACK	COMMAND	ACK	DATA	ACK	Р
	7 Bits			8 Bits		8 Bits		
	Slave Address			Command Byte: se which register you writing to.		into the re	: data goes gister set nmand byte	

FIGURE 5-1: SMBus Protocol: Write Byte Format.

S	ADDRESS	WR	ACK	COMMAND	ACK	
	7 Bits			8 Bits		
	Slave Address			Command Byte: so which register you writing to.		
S	ADDRESS	RD	ACK	DATA	NACK	Р
	7 Bits			8 Bits		
	Slave Address: repeated due to change in data flow direction.			Data Byte: reads find the register set by command byte.		

FIGURE 5-2: SMBus Protocol: Read Byte Format.

S	ADDRESS	RD	ACK	DATA	NACK	Р
	7 Bits			8 Bits		
	Slave Address			Data Byte: reads of the register comma the last Read Byte Byte transmission	anded by or Write	

#### FIGURE 5-3: SMBus Protocol: Receive Byte Format.

S = Start Condition	ACK = Acknowledge = 0
P = Stop Condition	NACK = Not Acknowledged = 1
Shaded = Slave Transmission	WR = Write = 0
	RD = Read = 1

# 6.0 REGISTER SET

The TC654/TC655 devices contain 9 registers that provide a variety of data and functionality control to the outside system. These registers are listed below in Table 6-1. Of key importance is the command byte information, which is needed in the read and write protocols in order to select the individual registers.

Register	Command	Read	Write	POR Default State	Function	
RPM1	0000 0000	Х	—	0 0000 0000	RPM Output 1	
RPM2	0000 0001	Х	—	0 0000 0000	RPM Output 2	
FAN_FAULT1	0000 0010	Х	Х	0000 1010	Fan Fault 1 Threshold	
FAN_FAULT2	0000 0011	Х	Х	0000 1010	Fan Fault 2 Threshold	
CONFIG	0000 0100	Х	Х	0000 1010	Configuration	
STATUS	0000 0101	Х	—	00X0 0X00	Status. See Section 6.4 "Status Register (Status)", Status Register explanation of X	
DUTY_CYCLE	0000 0110	Х	Х	0000 0010	Fan Speed Duty Cycle	
MFR_ID	0000 0111	Х	—	0101 0100	Manufacturer Identification	
VER_ID	0000 1000	Х	_	0000 000X	Version Identification: (X = '0' TC654, X = '1' TC655)	

TABLE 6-1: COMMAND BYTE ASSIGNMENTS

#### 6.1 RPM-OUTPUT1 & RPM-OUTPUT2 Registers (RPM1 & RPM2)

As discussed in Section 4.7 "Sensing Fan Operation (SENSE1 & SENSE2)", fan current pulses are detected at the SENSE1 and SENSE2 inputs of the TC654/ TC655 device. The current pulse information is used to calculate the fan RPM. The fan RPM data for fans 1 and 2 is then written to registers RPM1 and RPM2, respectively. RPM1 and RPM2 are 9-bit registers that provide the RPM information in 50 RPM (8-bit) or 25 RPM (9bit) increments. This is selected via RES (bit 6<0>) in the Configuration Register, with '0' = 50 RPM and '1' = 25 RPM. The default state is zero (50 RPM). The maximum fan RPM value that can be read is 12775 RPM. If this value is exceeded, R2CO (bit 4<0>) and R1CO (bit 3<0>) in the Status Register will be set to a '1' to indicate that a counter overflow of the respective RPM register has occurred. Register 6-1 shows the RPM output register 9-bit format.

REGISTER 6-1:	RPM OUTPUT REGISTERS (RPM1 & RPM2)
---------------	------------------------------------

D(8)	D(7)	D(6)	D(5)	D(4)	D(3)	D(2)	D(1)	D(0)	RPM
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	25
0	0	0	0	0	0	0	1	0	50
					•			•	
1	1	1	1	1	1	1	1	0	12750
1	1	1	1	1	1	1	1	1	12775

# 6.2 FAN\_FAULT1 & FAN\_FAULT2 Threshold Registers (FAN\_FAULT1 & FAN\_ FAULT2)

The Fan Fault Threshold Registers (FAN\_FAULT1 and FAN\_ FAULT2) are used to set the fan fault threshold levels for fan 1 and fan 2, respectively. The Fan Fault Registers are 8-bit, read/writable registers that allow the fan fault RPM threshold to be set in 50 RPM increments. The default setting for both Fan Fault registers is 500 RPM (0000 1010). The maximum set point value is 12750 RPM. If the measured fan RPM (stored

in RPM1 and RPM2 Registers) drops below the value that is set in the Fan Fault Registers for more than 2.4sec, a fan fault indication will be given. F1F (bit 0<0>) and F2F (bit 1<0>) in the Status Register indicate fan fault conditions for fan 1 and fan 2, respectively. The FAULT output will also be pulled low in a fan fault condition. Changing FFCLR (bit 7<0>) in the Configuration Register will reset the fan fault bits in the Status Register as well as the FAULT output. See Register 6-2 for the Fan Fault Threshold Register 8-bit format.

REGISTER 6-2:	FAN FAULT THRESHOLD REGISTERS (FAN_FAULT1 & FAN_FAULT2)
---------------	---

D(7)	D(6)	D(5)	D(4)	D(3)	D(2)	D(1)	D(0)	RPM
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	50
0	0	0	0	0	0	1	0	100
1	1	1	1	1	1	1	0	12700
1	1	1	1	1	1	1	1	12750

R/W-1

R/W-0

#### 6.3 **CONFIGURATION REGISTER** (CONFIG)

R/W-0

The Configuration Register is an 8-bit read/writable multi-function control register. This register allows the user to clear fan faults, select RPM resolution, select

V<sub>OUT</sub> duty cycle (fan speed) control method, select the fan current pulses per rotation for fans 1 and 2 (for fan RPM calculation) and put the TC654/TC655 device into a Shutdown mode to save power consumption. See Register 6-3 below for the Configuration Register bit descriptions.

R/W-0

	FFCLR	RES	DUTYC	F2PPR	F2PPR	F1PPR	F1PPR	SDM				
	bit 7	L	L	L		L	L	bit 0				
bit 7		n Fault Clear						_				
				e Fan Fault b	its in the Stat	us Register a	nd the FAULT	output.				
bit 6	<ul> <li>0 = Normal Operation (default)</li> <li>RES: Resolution Selection for RPM Output Registers</li> </ul>											
DILO	1 = RPM Output Registers (RPM1 and RPM2) will be set for 25 RPM (9-bit) resolution.											
	<ul> <li>0 = RPM Output Registers (RPM1 and RPM2) will be set for 50 RPM (8-bit) resolution. (default)</li> </ul>											
bit 5	DUTYC: Duty Cycle Control Method											
				olled via the S		ace. The value	e for the V <sub>OU</sub>	<sub>r</sub> duty cycle				
				egister (DUT olled via the \		out pin. The V	out duty cvc	le value will				
	be betw	veen 30% an	d 100% for V	<sub>IN</sub> values betw	veen 1.62V a	nd 2.6V typic	al. If the V <sub>IN</sub>					
				OUT duty cyc	le will default	to 39.33%. (d	default)					
bit 4-3		n 2 Pulses Pe										
				tting to under of the calcula								
	See Section	n 7.7 "Detern	nining Curre	nt Pulses Pe	r Revolution							
	-	your fan's nu	mber of curre	ent pulses per	revolution.							
	00 = 1 01 = 2 (defa	ault)										
	10 = 4											
	11 = 8											
bit 2-1		1 Pulses Pe						lution Found				
				tting to under of the calcula								
	See Section	n 7.7 "Detern	nining Curre	nt Pulses Pe	r Revolution							
	-	your fan's nu	mber of curre	ent pulses per	revolution.							
	00 = 1 01 = 2 (defa	ault)										
	10 = 4											
	11 = 8											
bit 0	SDM: Shutd		0									
	power Shutdo		e Section 4.	9 "Low-Powe	er Snutdown	Mode" for m	iore information	on iow-				
	•	operation. (c	lefault)									
	Legend:											
	R = Readab			ritable bit	-	olemented bit						
	-n = Value a	t POR	'1' = Bit	t is set	'0' = Bit is	cleared	x = Bit is un	known				

#### **REGISTER 6-3: CONFIGURATION REGISTER (CONFIG)** R/W-0

R/W-0

R/W-0

R/W-1

### 6.4 STATUS REGISTER (STATUS)

The Status register provides all the information about what is going on within the TC654/TC655 devices. Fan fault information,  $V_{IN}$  status, RPM counter overflow,

and over-temperature indication are all available in the Status register. The Status register is an 8-bit Read-Only register with bits 6 and 7 unused. See Register 6-4 below for the bit descriptions.

REGISTE	R 6-4: S	TATUS REG	SISTER (ST	ATUS)									
	U-0	U-0	R-X	R-0	R-0	R-X	R-0	R-0					
		_	OTF	R2CO	R1CO	VSTAT	F2F	F1F					
	bit 7							bit 0					
bit 7-6	Unimplemented: Read as '0' OTF: Over-Temperature Fault Condition												
bit 5													
	For the TC654/TC655 device, this bit is set to the proper state immediately at start-up and is therefore treated as an unknown (X). If $V_{IN}$ is greater than the threshold required for 100% duty cycle on $V_{OUT}$ (2.6V typical), then the bit will be set to a '1'. If it is less than the threshold, the bit will be set to '0'. This is determined at power up												
	is determined at power-up. 1 = Over-Temperature condition has occurred. 0 = Normal operation. V <sub>IN</sub> is less than 2.6V.												
bit 4		12 Counter O											
		ondition. The											
		will automati operation. R				ng comes ba	ck into range	).					
bit 3		11 Counter O	-	5 WILLING	(deladit).								
bit o		ondition. The		PM reading of	12775 RPM	in register RF	PM1 has bee	en exceeded.					
	This bit	will automati	cally reset to	zero when th	e RPM readi								
		operation. R	PM reading is	s within limits	(default).								
bit 2	VSTAT: V <sub>IN</sub> Input Status For the TC654/TC655 devices, the V <sub>IN</sub> pin status is checked immediately at power-up. If no external												
								external net-					
	work is dete	cted, this bit i	s set to 'o'. If	i the V <sub>IN</sub> pin is	s open and S	MBus operati		een selected					
		guration Regis	ster, the V <sub>OU</sub>	T duty cycle v	vill default to 3	39.33%.							
	$1 = V_{IN}$ is 0 0 = Normal	operation. vo	ltage presen	t at Vivi									
bit 1			inago procon										
	<ul> <li>F2F: Fan 2 Fault</li> <li>1 = Fault Condition. The value for fan RPM in the RPM2 Register has fallen below the value set in the FAN_FAULT2 Threshold Register. The speed of Fan 2 is too low and a fault condition is being indicated. The FAULT output will be pulled low at the same time. This fault bit can be cleared using the Fan Fault Clear bit (FFCLR (bit 7&lt;0&gt;)) in the Configuration Register.</li> <li>0 = Normal Operation (default).</li> </ul>												
bit 0	F1F: Fan 1 Fault												
	<ul> <li>F1F: Fan 1 Fault</li> <li>1 = Fault Condition. The value for fan RPM in the RPM1 Register has fallen below the value set in the FAN_FAULT1 Threshold Register. The speed of Fan 1 is too low and a fault condition is being indicated. The FAULT output will be pulled low at the same time. This fault bit can be cleared using the Fan Fault Clear bit (FFCLR (bit 7&lt;0&gt;)) in the Configuration Register.</li> </ul>												
	0 = Normal	Operation (d	efault).										
	1												
	Legend:		167 167			ala manata di la S							
	R = Readab		VV = VV	ritable bit	o = onim	plemented bit	, read as $0^{\circ}$						

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

### 6.5 DUTY-CYCLE Register (DUTY\_CYCLE)

The DUTY\_CYCLE register is a 4-bit read/writable register used to control the duty cycle of the V<sub>OUT</sub> output. The controllable duty cycle range via this register is 30% to 100%, with programming steps of 4.67%. This method of duty cycle control is mainly used with the SMBus interface. However, if the V<sub>IN</sub> method of duty cycle control has been selected (or defaulted to), and the V<sub>IN</sub> pin is open, the duty cycle will go to the default setting of this register, which is 0010 (39.33%). The duty cycle settings are shown in Register 6-5.

REGISTER 6-5:	DUTY-CYCLE REGISTER
	(DUTY_CYCLE)

(==,									
D(3)	D(2)	D(1)	D(0)	Duty-Cycle					
0	0	0	0	30%					
0	0	0	1	34.67%					
0	0	1	0	39.33% (default for V <sub>IN</sub> open and when SMBus is not selected)					
0	0	1	1	44%					
0	1	0	0	48.67%					
0	1	0	1	53.33%					
0	1	1	0	58%					
0	1	1	1	62.67%					
1	0	0	0	67.33%					
1	0	0	1	72%					
1	0	1	0	76.67%					
1	0	1	1	81.33%					
1	1	0	0	86%					
1	1	0	1	90.67%					
1	1	1	0	95.33%					
1	1	1	1	100%					

# 6.6 Manufacturer's Identification Register (MFR\_ID)

This register allows the user to identify the manufacturer of the part. The MFR\_ID register is an 8-bit Read-Only register. See Register 6-6 for the Microchip manufacturer ID.

#### REGISTER 6-6: MANUFACTURER'S IDENTIFICATION REGISTER (MFR\_ID)

D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
0	1	0	1	0	1	0	0

# 6.7 Version ID Register (VER\_ID)

This register is used to indicate which version of the device is being used, either the TC654 or the TC655. This register is a simple 2-bit Read-Only register.


#### REGISTER 6-7: VERSION ID REGISTER (VER\_ID)

D[1]	D[0]	Version
0	0	TC654
0	1	TC655

# 7.0 APPLICATIONS INFORMATION

# 7.1 Connecting to the SMBus

The SMBus is an open-collector bus, requiring pull-up resistors connected to the SDA and SCLK lines. This configuration is shown in Figure 7-1.



#### SMBus.

The number of devices connected to the bus is limited only by the maximum rise and fall times of the SDA and SCLK lines. Unlike I<sup>2</sup>C specifications, SMBus does not specify a maximum bus capacitance value. Rather, the SMBus specification calls out that the maximum current through the pull-up resistor be 350  $\mu$ A (minimum, 100  $\mu$ A, is also specified). Therefore, the value of the pull-up resistors will vary depending on the system's bias voltage, V<sub>DD</sub>. Minimizing bus capacitance is still very important as it directly affects the rise and fall times of the SDA and SCLK lines. The range for pull-up resistor values for a 5V system are shown in Figure 7-1.

Although SMBus specifications only require the SDA and SCLK lines to pull down 350  $\mu$ A, with a maximum voltage drop of 0.4V, the TC654/TC655 has been designed to meet a maximum voltage drop of 0.4V, with 3 mA of current. This allows lower values of pull-up resistors to be used, which will allow higher bus capacitance. If this is to be done, though, all devices on the bus must be able to meet the same pull-down current requirements as well.

A possible configuration using multiple devices on the SMBus is shown in Figure 7-2.




FIGURE 7-2: Multiple Devices on SMBus.

# 7.2 Setting the PWM Frequency


The PWM frequency of the V<sub>OUT</sub> output is set by the capacitor value attached to the C<sub>F</sub> pin. The PWM frequency will be 30 Hz (typical) for a 1  $\mu$ F capacitor. The relationship between frequency and capacitor value is linear, making alternate frequency selections easy.

As stated in previous sections, the PWM frequency should be kept in the range of 15 Hz to 35 Hz. This will eliminate the possibility of having audible frequencies when varying the duty cycle of the fan drive.

A very important factor to consider when selecting the PWM frequency for the TC654/TC655 devices is the RPM rating of the selected fan and the minimum duty cycle for operation. For fans that have a full-speed rating of 3000 RPM or less, it is desirable to use a lower PWM frequency. A lower PWM frequency allows for a longer time period to monitor the fan current pulses. The goal is to be able to monitor at least two fan current pulses during the on time of the V<sub>OUT</sub> output.

**Example:** Your system design requirement is to operate the fan at 50% duty cycle when ambient temperatures are below 20°C. The fan full-speed RPM rating is 3000 RPM and has four current pulses per rotation. At 50% duty cycle, the fan will be operating at approximately 1500 RPM.

#### EQUATION



If one fan revolution occurs in 40 msec, then each fan pulse occurs 10 msec apart. In order to detect two fan current pulses, the on time of the V<sub>OUT</sub> pulse must be at least 20 msec. With the duty cycle at 50%, the total period of one cycle must be at least 40 msec, which makes the PWM frequency 25 Hz. For this example, a PWM frequency of 20 Hz is recommended. This would define a C<sub>F</sub> capacitor value of 1.5  $\mu$ F.

#### 7.3 Temperature Sensor Design

As discussed in previous sections, the V<sub>IN</sub> analog input has a range of 1.62V to 2.6V (typical), which represents a duty cycle range on the V<sub>OUT</sub> output of 30% to 100%, respectively. The V<sub>IN</sub> voltages can be thought of as representing temperatures. The 1.62V level is the low temperature at which the system only requires 30% fan speed for proper cooling. The 2.6V level is the high temperature, for which the system needs maximum cooling capability. Therefore, the fan needs to be at 100% speed.

One of the simplest ways of sensing temperature over a given range is to use a thermistor. By using an NTC thermistor as shown in Figure 7-3, a temperature variant voltage can be created.




FIGURE 7-3: Temperature Sensing Circuit.

Figure 7-3 represents a temperature dependent voltage divider circuit.  $R_t$  is a conventional NTC thermistor,  $R_1$  and  $R_2$  are standard resistors.  $R_1$  and  $R_t$  form a parallel resistor combination that will be referred to as  $R_{TEMP}$  ( $R_{TEMP} = R_1 * R_t / R_1 + R_t$ ). As the temperature increases, the value of  $R_t$  decreases and the value of  $R_{TEMP}$  will decrease with it. Accordingly, the voltage at  $V_{IN}$  increases as temperature increases, giving the desired relationship for the  $V_{IN}$  input. The purpose of  $R_1$  is to help linearize the response of the sensing network. Figure 7-4 shows an example of this.

There are many values that can be chosen for the NTC thermistor. There are also thermistors which have a linear resistance instead of logarithmic, which can help to eliminate R<sub>1</sub>. If less current draw from V<sub>DD</sub> is desired, then a larger value thermistor should be chosen. The voltage at the V<sub>IN</sub> pin can also be generated by a voltage output temperature sensor device. The key is to get the desired V<sub>IN</sub> voltage to system (or component) temperature relationship.

The following equations apply to the circuit in Figure 7-3.

#### EQUATION

$$V(t1) = \frac{V_{DD} \times R_2}{R_{TEMP}(t1) + R_2}$$
$$V(t2) = \frac{V_{DD} \times R_2}{R_{TEMP}(t2) + R_2}$$

In order to solve for the values of  $R_1$  and  $R_2$ , the values for  $V_{\rm IN}$  and the temperatures at which they are to occur need to be selected. The variables, t1 and t2, represent the selected temperatures. The value of the thermistor at these two temperatures can be found in the thermistor data sheet. With the values for the thermistor and the values for  $V_{\rm IN}$ , you now have two equations from which the values for  $R_1$  and  $R_2$  can be found.

Example: The following design goals are desired:


- Duty Cycle = 50% (V<sub>IN</sub> = 1.9V) with Temperature (t1) = 30°C
- Duty Cycle = 100% (V<sub>IN</sub> = 2.6V) with Temperature (t2) = 60°C

Using a 100 k $\Omega$  thermistor (25°C value), we look up the thermistor values at the desired temperatures:

- R<sub>t</sub> = 79428 Ω @ 30°C
- R<sub>t</sub> = 22593 Ω @ 60°C

Substituting these numbers into the given equations, we come up with the following numbers for  $R_1$  and  $R_2$ .

- $R_1 = 34.8 \text{ k}\Omega$
- R<sub>2</sub> = 14.7 kΩ







Figure 7-4 graphs three parameters versus temperature. They are R<sub>t</sub>, R<sub>1</sub> in parallel with R<sub>t</sub>, and V<sub>IN</sub>. As described earlier, you can see that the thermistor has a logarithmic resistance variation. When put in parallel with R<sub>1</sub>, though, the combined resistance becomes more linear, which is the desired effect. This gives us the linear looking curve for V<sub>IN</sub>.

# 7.4 FanSense Network (R<sub>SENSE</sub> & C<sub>SENSE</sub>)

The network comprised of R<sub>SENSE</sub> and C<sub>SENSE</sub> allows the TC654/TC655 devices to detect commutation of the fan motor. R<sub>SENSE</sub> converts the fan current into a voltage. C<sub>SENSE</sub> AC couples this voltage signal to the SENSE pins (SENSE1 and SENSE2). The goal of the SENSE network is to provide a voltage pulse to the SENSE pin that has a minimum amplitude of 120 mV. This will ensure that the current pulse caused by the fan commutation is recognized by the TC654/TC655 device.

A 0.1  $\mu F$  ceramic capacitor is recommended for  $C_{SENSE}.$  Smaller values will require larger sense resistors be used. Using a 0.1  $\mu F$  capacitor results in reasonable values for  $R_{SENSE}.$  Figure 7-5 illustrates a typical SENSE network.



#### FIGURE 7-5: Typical Sense Network.

The value of  $R_{SENSE}$  will change with the current rating of the fan. A key point is that the current rating of the fan specified by the manufacturer may be a worst case rating. The actual current drawn by the fan may be lower than this rating. For the purposes of setting the value for  $R_{SENSE}$ , the operating fan current should be measured.

Table 7-1 shows values of  $R_{SENSE}$  according to the nominal operating current of the fan. The fan currents are average values. If the fan current falls between two of the values listed, use the higher resistor value.

### TABLE 7-1: R<sub>SENSE</sub> VS. FAN CURRENT

Nominal Fan Current (mA)	R <sub>SENSE</sub> (ohm)		
50	9.1		
100	4.7		
150	3.0		
200	2.4		
250	2.0		
300	1.8		
350	1.5		
400	1.3		
450	1.2		
500	1.0		

Figure 7-6 shows some typical waveforms for the fan current and the voltage at the Sense pins.




FIGURE 7-6: Typical Fan Current and Sense Pin Waveforms.

#### 7.5 Output Drive Device Selection

The TC654/TC655 is designed to drive two external NPN transistors or two external N-channel MOSFETs as the fan speed modulating elements. These two arrangements are shown in Figure 7-7. For lower current fans, NPN transistors are a very economical choice for the fan drive device. It is recommended that, for higher-current fans (500 mA and above), MOSFETs be used as the fan drive device. Table 7-2 provides some possible part numbers for use as the fan drive element.

When using an NPN transistor as the fan drive element, a base current limiting resistor must be used. This is shown in Figure 7-7.

When using MOSFETs as the fan drive element, it is very easy to turn the MOSFETs on and off at very high rates. Because the gate capacitances of these small MOSFETs are very low, the TC654/TC655 can charge and discharge them very quickly, leading to very fast edges. Of key concern is the turn-off edge of the MOS-FET. Since the fan motor winding is essentially an inductor, once the MOSFET is turned off, the current that was flowing through the motor wants to continue to flow. If the fan does not have internal clamp diodes around the windings of the motor, there is no path for this current to flow through, and the voltage at the drain of the MOSFET may rise until the drain to source rating of the MOSFET to go into Avalanche mode. Since there is very little energy in this occurrence, it will probably not fail the device, but it would be a long term reliability issue. The following is recommended: Ask how the fan is designed. If the fan has clamp diodes internally, you will not experience this problem. If the fan does not have internal clamp diodes, it is a good idea to put one externally (Figure 7-8). You can also put a resistor between V<sub>OUT</sub> and the gate of the MOSFET, which will help slow down the turn-off and limit this condition.




FIGURE 7-7:

Output Drive Device Configurations.

#### TABLE 7-2: FAN DRIVE DEVICE SELECTION TABLE (Note 2)

Device	Package	Max Vbe sat / Vgs(V)	Min hfe	Vce/V <sub>DS</sub>	Fan Current (mA)	Suggested Rbase (ohms)
MMBT2222A	SOT-23	1.2	50	40	150	800
MPS2222A	TO-92	1.2	50	40	150	800
MPS6602	TO-92	1.2	50	40	500	301
SI2302	SOT-23	2.5	NA	20	500	Note 1
MGSF1N02E	SOT-23	2.5	NA	20	500	Note 1
SI4410	SO-8	4.5	NA	30	1000	Note 1
SI2308	SOT-23	4.5	NA	60	500	Note 1

Note 1: A series gate resistor may be used in order to control the MOSFET turn-on and turn-off times.

2: These drive devices are suggestions only. Fan currents listed are for individual fans.